{"id":"https://openalex.org/W2435814120","doi":"https://doi.org/10.1109/hst.2016.7495586","title":"A separation and protection scheme for on-chip memory blocks in FPGAs","display_name":"A separation and protection scheme for on-chip memory blocks in FPGAs","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2435814120","doi":"https://doi.org/10.1109/hst.2016.7495586","mag":"2435814120"},"language":"en","primary_location":{"id":"doi:10.1109/hst.2016.7495586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2016.7495586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015822710","display_name":"Luis Ramirez Rivera","orcid":null},"institutions":[{"id":"https://openalex.org/I7863295","display_name":"Villanova University","ror":"https://ror.org/02g7kd627","country_code":"US","type":"education","lineage":["https://openalex.org/I7863295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luis Ramirez Rivera","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Villanova University, Villanova, PA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Villanova University, Villanova, PA, US","institution_ids":["https://openalex.org/I7863295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100431608","display_name":"Xiaofang Wang","orcid":"https://orcid.org/0000-0002-8488-1559"},"institutions":[{"id":"https://openalex.org/I7863295","display_name":"Villanova University","ror":"https://ror.org/02g7kd627","country_code":"US","type":"education","lineage":["https://openalex.org/I7863295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaofang Wang","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA","institution_ids":["https://openalex.org/I7863295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061575777","display_name":"Danai Chasaki","orcid":"https://orcid.org/0000-0002-0094-3629"},"institutions":[{"id":"https://openalex.org/I7863295","display_name":"Villanova University","ror":"https://ror.org/02g7kd627","country_code":"US","type":"education","lineage":["https://openalex.org/I7863295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Danai Chasaki","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Villanova University, Villanova, PA, USA","institution_ids":["https://openalex.org/I7863295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3205,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.56615105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"223","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.707608163356781},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6971596479415894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6466637849807739},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49758556485176086},{"id":"https://openalex.org/keywords/separation","display_name":"Separation (statistics)","score":0.48001521825790405},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4795662760734558},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42190301418304443},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3878927528858185},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38630640506744385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3460236191749573},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0805753767490387},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06817862391471863}],"concepts":[{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.707608163356781},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6971596479415894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6466637849807739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49758556485176086},{"id":"https://openalex.org/C2776061190","wikidata":"https://www.wikidata.org/wiki/Q7451805","display_name":"Separation (statistics)","level":2,"score":0.48001521825790405},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4795662760734558},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42190301418304443},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3878927528858185},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38630640506744385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3460236191749573},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0805753767490387},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06817862391471863},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hst.2016.7495586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2016.7495586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6800000071525574,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1984594799","https://openalex.org/W2070693795","https://openalex.org/W2073264789","https://openalex.org/W2093154965","https://openalex.org/W2108498062","https://openalex.org/W2118599102","https://openalex.org/W2139913531","https://openalex.org/W2162979447","https://openalex.org/W2166754425","https://openalex.org/W2171768221"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978"],"abstract_inverted_index":{"State-of-the-art":[0],"FPGAs":[1,30,80],"are":[2,138,142,224,233,245,289],"quickly":[3],"evolving":[4],"into":[5,35],"a":[6,99,145,175,180,186,213,252],"complete":[7],"system-on-chip":[8],"(SoC)":[9],"platform":[10],"with":[11,185,286],"aggressive":[12],"integration":[13],"of":[14,20,79,98,121,133,174,182],"high-performance":[15],"hard":[16],"processor":[17],"cores,":[18],"gigabytes":[19],"dedicated":[21,70],"memory":[22,72,106,111,129,165,168,198,205,280],"blocks,":[23],"and":[24,38,60,86,96,126,163,202,266,278],"many":[25,36],"commonly":[26],"used":[27],"peripherals.":[28],"As":[29],"increasingly":[31],"find":[32],"their":[33,122],"way":[34],"critical":[37],"sensitive":[39],"applications,":[40],"including":[41],"speeding":[42],"cryptographic":[43],"algorithms,":[44],"security":[45,136,169,176,183,193,221],"concerns":[46],"about":[47],"themselves":[48,223],"start":[49],"mounting.":[50],"Current":[51],"countermeasures":[52],"mostly":[53],"target":[54],"hardware":[55],"trojans,":[56],"cloning,":[57],"side-channel":[58],"attacks,":[59],"reverse":[61],"engineering.":[62],"Little":[63],"attention":[64],"has":[65,283],"been":[66],"devoted":[67],"to":[68,195,284],"securing":[69],"on-chip":[71,105,110,204],"blocks.":[73,107],"Moreover,":[74],"the":[75,94,150,153,161,164,197,203,207,220,261,272,275,279],"dynamic":[76],"reconfigurability":[77],"nature":[78],"makes":[81],"static-only":[82],"approaches":[83],"less":[84,87],"effective":[85],"efficient.":[88],"In":[89],"this":[90],"paper,":[91],"we":[92],"present":[93],"design":[95,115],"implementation":[97,173],"runtime":[100],"protection":[101],"scheme":[102,170],"for":[103],"FPGA":[104,208,216],"To":[108],"secure":[109],"inside":[112,206],"FPGAs,":[113],"careful":[114],"choices":[116],"must":[117],"be":[118],"taken":[119],"because":[120],"very":[123],"low":[124],"latency":[125,256],"simple":[127],"flat":[128],"model.":[130],"A":[131],"series":[132,181],"rules,":[134],"called":[135],"policies":[137,141],"made.":[139],"These":[140],"enforced":[143,178],"by":[144,179,259],"reference":[146],"monitor":[147],"who":[148],"mediates":[149],"communications":[151],"between":[152,200,274],"intellectual":[154],"properties":[155],"(IP)":[156],"or":[157,255],"modules":[158],"that":[159,219,232,244,281],"requires":[160],"memory,":[162],"itself.":[166],"The":[167,210],"is":[171],"an":[172],"kernel,":[177],"policies,":[184],"specific":[187],"policy":[188],"algorithm":[189],"which":[190],"tells":[191],"four":[192],"monitors":[194,222],"control":[196],"accesses":[199,229],"IPs":[201,231,243,265,277,288],"used.":[209],"results":[211],"on":[212,251],"Xilinx":[214],"Virtex-6":[215],"board":[217],"show":[218],"successful":[225],"in":[226],"preventing":[227,260],"unauthorized":[228],"from":[230,241,263],"marked":[234,246],"as":[235,247,269],"\u201cuntrusted\u201d":[236,264],"while":[237],"allowing":[238],"full":[239],"access":[240,262],"other":[242],"\u201ctrusted\u201d,":[248],"without":[249],"incurring":[250],"serious":[253],"area":[254],"penalty.":[257],"Also,":[258],"marking":[267],"connections":[268,273],"\u201cnot":[270],"traversable\u201d,":[271],"untrusted":[276],"it":[282],"share":[285],"\u201ctrusted\u201d":[287],"secured.":[290]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}