{"id":"https://openalex.org/W2012856167","doi":"https://doi.org/10.1109/hst.2012.6224328","title":"Functional integrated circuit analysis","display_name":"Functional integrated circuit analysis","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2012856167","doi":"https://doi.org/10.1109/hst.2012.6224328","mag":"2012856167"},"language":"en","primary_location":{"id":"doi:10.1109/hst.2012.6224328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2012.6224328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Hardware-Oriented Security and Trust","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078643322","display_name":"Dmitry Nedospasov","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dmitry Nedospasov","raw_affiliation_strings":["Security in Telecommunications, Dept. of Software Engineering and Theoretical Computer Science, Technische Universit&#x00E4;t Berlin, Berlin, Germany","[Security in Telecommunications, Dept. of Software Eng. and Theoretical Computer Science, Technische Universit\u00e4t Berlin, Berlin, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Security in Telecommunications, Dept. of Software Engineering and Theoretical Computer Science, Technische Universit&#x00E4;t Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"[Security in Telecommunications, Dept. of Software Eng. and Theoretical Computer Science, Technische Universit\u00e4t Berlin, Berlin, Germany]","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102712144","display_name":"Jean-Pierre Seifert","orcid":"https://orcid.org/0000-0001-5725-4667"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jean-Pierre Seifert","raw_affiliation_strings":["Security in Telecommunications, Dept. of Software Engineering and Theoretical Computer Science, Technische Universit&#x00E4;t Berlin, Berlin, Germany","[Security in Telecommunications, Dept. of Software Eng. and Theoretical Computer Science, Technische Universit\u00e4t Berlin, Berlin, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Security in Telecommunications, Dept. of Software Engineering and Theoretical Computer Science, Technische Universit&#x00E4;t Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"[Security in Telecommunications, Dept. of Software Eng. and Theoretical Computer Science, Technische Universit\u00e4t Berlin, Berlin, Germany]","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085936814","display_name":"A. Schl\u00f6sser","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087660","display_name":"Instituto de \u00d3ptica \"Daza de Vald\u00e9s\"","ror":"https://ror.org/002zef647","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210087660"]},{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE","ES"],"is_corresponding":false,"raw_author_name":"Alexander Schl\u00f6sser","raw_affiliation_strings":["Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit&#x00E4;t Berlin, Berlin, Germany","Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit\u00e4t Berlin, Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit&#x00E4;t Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4210087660"]},{"raw_affiliation_string":"Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit\u00e4t Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007474524","display_name":"Susanna Orlic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087660","display_name":"Instituto de \u00d3ptica \"Daza de Vald\u00e9s\"","ror":"https://ror.org/002zef647","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210087660"]},{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE","ES"],"is_corresponding":false,"raw_author_name":"Susanna Orlic","raw_affiliation_strings":["Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit&#x00E4;t Berlin, Berlin, Germany","Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit\u00e4t Berlin, Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit&#x00E4;t Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4210087660"]},{"raw_affiliation_string":"Optical Technologies, Institute for Optics and Atomic Physics, Technische Universit\u00e4t Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.9974,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93956663,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854194641113281},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.7349091172218323},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7227164506912231},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5944050550460815},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5750218033790588},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5690228343009949},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5293310880661011},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5280740261077881},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5199555158615112},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4187038838863373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13579383492469788},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10400369763374329},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09849527478218079}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854194641113281},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.7349091172218323},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7227164506912231},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5944050550460815},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5750218033790588},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5690228343009949},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5293310880661011},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5280740261077881},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5199555158615112},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4187038838863373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13579383492469788},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10400369763374329},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09849527478218079},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hst.2012.6224328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2012.6224328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Hardware-Oriented Security and Trust","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"},{"id":"https://openalex.org/F4320324094","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1607006990","https://openalex.org/W1984267701","https://openalex.org/W1992006585","https://openalex.org/W2000852028","https://openalex.org/W2028246710","https://openalex.org/W2105424115","https://openalex.org/W2142351551","https://openalex.org/W2155441237","https://openalex.org/W2165598099","https://openalex.org/W2355550369","https://openalex.org/W2477685789","https://openalex.org/W4238341678","https://openalex.org/W6680861166"],"related_works":["https://openalex.org/W4316095964","https://openalex.org/W2383001583","https://openalex.org/W2771395446","https://openalex.org/W2300494079","https://openalex.org/W3112038843","https://openalex.org/W3094215878","https://openalex.org/W2088310429","https://openalex.org/W2161641032","https://openalex.org/W2371278243","https://openalex.org/W3214257365"],"abstract_inverted_index":{"This":[0,92],"work":[1],"introduces":[2],"a":[3,26,121],"novel,":[4],"automated":[5],"methodology":[6,93],"for":[7,120],"performing":[8],"functional":[9,40,79],"analysis":[10],"of":[11,43,53,60,81,102,110],"integrated":[12],"circuits":[13],"(ICs),":[14],"such":[15,85],"as":[16,86],"microcontrollers":[17],"and":[18,50,77,89,104],"smart":[19],"cards.":[20],"By":[21],"selectively":[22],"executing":[23],"code":[24,68],"on":[25],"given":[27],"chip,":[28],"the":[29,38,44,61,66,70,82,108],"resulting":[30],"optical":[31],"emission":[32],"images":[33],"yield":[34],"critical":[35],"information":[36],"about":[37],"chip's":[39,83],"layout.":[41],"Automation":[42],"code-generation":[45],"allows":[46],"us":[47],"to":[48,75,98,113],"generate":[49],"process":[51],"hundreds":[52],"test":[54],"cases":[55],"that":[56],"access":[57],"specific":[58],"elements":[59,80],"IC.":[62],"Subsequently,":[63],"by":[64],"correlating":[65],"executed":[67],"with":[69],"images,":[71],"we":[72],"are":[73],"able":[74],"locate":[76],"identify":[78],"design,":[84],"memory":[87],"layout":[88],"important":[90],"registers.":[91],"provides":[94],"an":[95],"efficient":[96],"way":[97],"isolate":[99],"potential":[100],"points":[101],"interest":[103],"thus":[105],"significantly":[106],"reduces":[107],"amount":[109],"effort":[111],"required":[112],"mount":[114],"attacks.":[115],"We":[116],"present":[117],"exemplary":[118],"results":[119],"common":[122],"microcontroller.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
