{"id":"https://openalex.org/W2074086222","doi":"https://doi.org/10.1109/hst.2011.5954992","title":"Security Checkers: Detecting processor malicious inclusions at runtime","display_name":"Security Checkers: Detecting processor malicious inclusions at runtime","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2074086222","doi":"https://doi.org/10.1109/hst.2011.5954992","mag":"2074086222"},"language":"en","primary_location":{"id":"doi:10.1109/hst.2011.5954992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2011.5954992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium on Hardware-Oriented Security and Trust","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062571667","display_name":"Michael Bilzor","orcid":null},"institutions":[{"id":"https://openalex.org/I35364215","display_name":"Naval Postgraduate School","ror":"https://ror.org/033yfkj90","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I3130687028","https://openalex.org/I35364215"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Bilzor","raw_affiliation_strings":["U.S. Naval Postgraduate School, USA","U.S. Naval Postgraduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"U.S. Naval Postgraduate School, USA","institution_ids":["https://openalex.org/I35364215"]},{"raw_affiliation_string":"U.S. Naval Postgraduate School","institution_ids":["https://openalex.org/I35364215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008897604","display_name":"Ted Huffmire","orcid":null},"institutions":[{"id":"https://openalex.org/I35364215","display_name":"Naval Postgraduate School","ror":"https://ror.org/033yfkj90","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I3130687028","https://openalex.org/I35364215"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ted Huffmire","raw_affiliation_strings":["U.S. Naval Postgraduate School, USA","U.S. Naval Postgraduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"U.S. Naval Postgraduate School, USA","institution_ids":["https://openalex.org/I35364215"]},{"raw_affiliation_string":"U.S. Naval Postgraduate School","institution_ids":["https://openalex.org/I35364215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034772676","display_name":"Cynthia Irvine","orcid":"https://orcid.org/0000-0001-9015-4027"},"institutions":[{"id":"https://openalex.org/I35364215","display_name":"Naval Postgraduate School","ror":"https://ror.org/033yfkj90","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I3130687028","https://openalex.org/I35364215"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cynthia Irvine","raw_affiliation_strings":["U.S. Naval Postgraduate School, USA","U.S. Naval Postgraduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"U.S. Naval Postgraduate School, USA","institution_ids":["https://openalex.org/I35364215"]},{"raw_affiliation_string":"U.S. Naval Postgraduate School","institution_ids":["https://openalex.org/I35364215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109809141","display_name":"Tim Levin","orcid":null},"institutions":[{"id":"https://openalex.org/I35364215","display_name":"Naval Postgraduate School","ror":"https://ror.org/033yfkj90","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I3130687028","https://openalex.org/I35364215"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tim Levin","raw_affiliation_strings":["U.S. Naval Postgraduate School, USA","U.S. Naval Postgraduate School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"U.S. Naval Postgraduate School, USA","institution_ids":["https://openalex.org/I35364215"]},{"raw_affiliation_string":"U.S. Naval Postgraduate School","institution_ids":["https://openalex.org/I35364215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0305,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.78138807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"34","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7996112108230591},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7442892789840698},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6370846033096313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5497282147407532},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5265926718711853},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5083653330802917},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.48861342668533325},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.4296852648258209},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4178696572780609},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4110037684440613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34812796115875244},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29760849475860596}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7996112108230591},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7442892789840698},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6370846033096313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5497282147407532},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5265926718711853},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5083653330802917},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.48861342668533325},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.4296852648258209},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4178696572780609},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4110037684440613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34812796115875244},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29760849475860596},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/hst.2011.5954992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2011.5954992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium on Hardware-Oriented Security and Trust","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.248.3868","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.248.3868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cisr.us/downloads/papers/11paper_sec_check.pdf","raw_type":"text"},{"id":"pmh:oai:calhoun.nps.edu:10945/35004","is_oa":false,"landing_page_url":"http://hdl.handle.net/10945/35004","pdf_url":null,"source":{"id":"https://openalex.org/S4306400952","display_name":"Calhoun: The Naval Postgraduate School Institutional Archive (Naval Postgraduate School)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35364215","host_organization_name":"Naval Postgraduate School","host_organization_lineage":["https://openalex.org/I35364215"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Poster"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1500510551","https://openalex.org/W1541663547","https://openalex.org/W2036910349","https://openalex.org/W2054753696","https://openalex.org/W2071589114","https://openalex.org/W2089003125","https://openalex.org/W2098536553","https://openalex.org/W2115965729","https://openalex.org/W2122509673","https://openalex.org/W2123613958","https://openalex.org/W2125129715","https://openalex.org/W2131129639","https://openalex.org/W2131570398","https://openalex.org/W2145937629","https://openalex.org/W2150928734","https://openalex.org/W2155843186","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2372734686","https://openalex.org/W2148669305","https://openalex.org/W1988777083","https://openalex.org/W2137359677","https://openalex.org/W4234259058","https://openalex.org/W1967519200","https://openalex.org/W4256228931","https://openalex.org/W2786330545","https://openalex.org/W4234461763","https://openalex.org/W2166112445"],"abstract_inverted_index":{"To":[0],"counter":[1],"the":[2,9,30,33,42,86,111,145],"growing":[3],"threat":[4],"of":[5,11,32,44,123,144],"malicious":[6,80,104,137],"subversions":[7],"to":[8,73,102,135,150],"design":[10,51,76],"a":[12,16,57,62,107,124,140],"microprocessor,":[13],"there":[14],"is":[15],"great":[17],"need":[18],"for":[19,23,38,46,55,78,89],"simple,":[20],"automated":[21],"methods":[22],"detecting":[24,79],"such":[25],"malevolent":[26],"changes.":[27],"Based":[28],"on":[29],"adoption":[31],"Property":[34],"Specification":[35],"Language":[36],"(PSL)":[37],"behavioral":[39],"verification,":[40],"and":[41,93],"advent":[43],"tools":[45],"automatically":[47],"generating":[48],"synthesizable":[49],"hardware":[50,75],"language":[52],"(HDL)":[53],"constructs":[54],"verifying":[56],"PSL":[58,71],"assertion,":[59],"we":[60,127],"propose":[61],"new":[63],"method":[64],"called":[65],"Security":[66,91],"Checkers,":[67],"which":[68],"uses":[69],"security-focused":[70],"assertions":[72],"create":[74],"units":[77],"inclusions":[81,105,138],"at":[82],"runtime.":[83],"We":[84],"describe":[85],"process":[87],"flow":[88],"creating":[90],"Checkers":[92],"demonstrate":[94],"by":[95],"example":[96],"how":[97,129],"they":[98],"can":[99,113,132],"be":[100,114,133],"used":[101,115,134],"detect":[103,136],"in":[106,116],"processor":[108,146],"design.":[109],"Because":[110],"checkers":[112],"simulation,":[117],"FPGA":[118],"emulation,":[119],"or":[120],"as":[121],"part":[122],"fabricated":[125],"design,":[126],"illustrate":[128],"this":[130],"technique":[131],"over":[139],"much":[141],"broader":[142],"segment":[143],"development":[147],"lifecycle,":[148],"compared":[149],"existing":[151],"methods.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}