{"id":"https://openalex.org/W2008292702","doi":"https://doi.org/10.1109/hsi.2014.6860484","title":"FPGA-based embedded Logic Controllers","display_name":"FPGA-based embedded Logic Controllers","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2008292702","doi":"https://doi.org/10.1109/hsi.2014.6860484","mag":"2008292702"},"language":"en","primary_location":{"id":"doi:10.1109/hsi.2014.6860484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hsi.2014.6860484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 7th International Conference on Human System Interactions (HSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056008978","display_name":"Marek W\u0119grzyn","orcid":"https://orcid.org/0000-0002-9048-9334"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Marek Wegrzyn","raw_affiliation_strings":["Uniwersytet Zielonogorski, Zielona Gora, Lubuskie, PL","Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Zielona Go\u0301ra, Poland"],"affiliations":[{"raw_affiliation_string":"Uniwersytet Zielonogorski, Zielona Gora, Lubuskie, PL","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Zielona Go\u0301ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112277692","display_name":"Marian Adamski","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Marian Adamski","raw_affiliation_strings":["Uniwersytet Zielonogorski, Zielona Gora, Lubuskie, PL","Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Zielona Go\u0301ra, Poland"],"affiliations":[{"raw_affiliation_string":"Uniwersytet Zielonogorski, Zielona Gora, Lubuskie, PL","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Zielona Go\u0301ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037734848","display_name":"Andrei Karatkevich","orcid":"https://orcid.org/0000-0002-5011-8248"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Andrei Karatkevich","raw_affiliation_strings":["Uniwersytet Zielonogorski, Zielona Gora, Lubuskie, PL","Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Zielona Go\u0301ra, Poland"],"affiliations":[{"raw_affiliation_string":"Uniwersytet Zielonogorski, Zielona Gora, Lubuskie, PL","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Zielona Go\u0301ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047216377","display_name":"Alfredo Rosado-Mu\u00f1oz","orcid":"https://orcid.org/0000-0002-0429-0573"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfredo Rosado Munoz","raw_affiliation_strings":["Universitat de Valencia, Valencia, Comunitat Valenciana, ES","Dept. of Electron. Eng., Univ. of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat de Valencia, Valencia, Comunitat Valenciana, ES","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056008978"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":1.8799,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84813641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"141","issue":null,"first_page":"249","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7350986003875732},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6146639585494995},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5835886001586914},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5738908648490906},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5406889319419861},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5266839265823364},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.523012101650238},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49969005584716797},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4782675504684448},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.43460094928741455},{"id":"https://openalex.org/keywords/programmable-logic-controller","display_name":"Programmable logic controller","score":0.4305539131164551},{"id":"https://openalex.org/keywords/function-block-diagram","display_name":"Function block diagram","score":0.42734676599502563},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4221000671386719},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.42076045274734497},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.37117379903793335},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.361644983291626},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2876640558242798},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2515823245048523},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15815836191177368},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08662810921669006}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7350986003875732},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6146639585494995},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5835886001586914},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5738908648490906},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5406889319419861},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5266839265823364},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.523012101650238},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49969005584716797},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4782675504684448},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.43460094928741455},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.4305539131164551},{"id":"https://openalex.org/C61505648","wikidata":"https://www.wikidata.org/wiki/Q625752","display_name":"Function block diagram","level":3,"score":0.42734676599502563},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4221000671386719},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.42076045274734497},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.37117379903793335},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.361644983291626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2876640558242798},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2515823245048523},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15815836191177368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08662810921669006},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hsi.2014.6860484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hsi.2014.6860484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 7th International Conference on Human System Interactions (HSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W289162035","https://openalex.org/W591480010","https://openalex.org/W604233734","https://openalex.org/W1540522725","https://openalex.org/W1963536669","https://openalex.org/W1999648137","https://openalex.org/W2047517195","https://openalex.org/W2067103661","https://openalex.org/W2086084373","https://openalex.org/W2087853011","https://openalex.org/W2090653668","https://openalex.org/W2106983604","https://openalex.org/W2113623276","https://openalex.org/W2121847636","https://openalex.org/W2142340571","https://openalex.org/W2150641515","https://openalex.org/W2154378480","https://openalex.org/W2165569499","https://openalex.org/W2621185426","https://openalex.org/W6672413734"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W3129977055","https://openalex.org/W2128770757","https://openalex.org/W1989216432","https://openalex.org/W2370649629","https://openalex.org/W2362510906","https://openalex.org/W2356140560","https://openalex.org/W1511082991","https://openalex.org/W1551512938","https://openalex.org/W4387905179"],"abstract_inverted_index":{"In":[0,122],"general":[1],"case,":[2],"reconfigurable":[3,119],"logic":[4,63,120,132],"controllers":[5],"(RLC)":[6],"are":[7],"included":[8],"into":[9,99],"reactive":[10],"digital":[11],"embedded":[12,89],"systems,":[13],"carrying":[14],"out":[15],"control":[16,48],"for":[17,114],"several":[18],"processes":[19],"proceeding":[20],"concurrently.":[21],"The":[22,82],"paper":[23,124],"presents":[24],"a":[25,29,47,115],"practical":[26],"application":[27],"of":[28,46,70,86,103,131],"formal,":[30],"rule-based":[31,84],"specification":[32,85,102],"language":[33],"in":[34,118],"Gentzen":[35],"sequent":[36],"logic,":[37],"which":[38],"is":[39,126,141],"used":[40],"as":[41,62,152],"an":[42],"intermediate":[43],"textual":[44],"description":[45,59],"interpreted":[49],"Petri":[50,87],"net.":[51],"On":[52],"the":[53,57,100],"other":[54],"hand":[55],"exactly":[56],"same":[58],"serves":[60],"also":[61],"design":[64],"expressions,":[65],"related":[66,109],"with":[67,110],"different":[68],"versions":[69],"functionally":[71],"equivalent":[72],"concurrent":[73,104],"state":[74,105],"machine":[75,106],"models,":[76],"considered":[77],"on":[78,136],"Register":[79],"Transfer":[80],"Level.":[81],"symbolic":[83],"net-based":[88],"Logic":[90],"Controllers":[91],"(LCs)":[92],"can":[93,145],"be":[94,146],"step-by":[95],"step":[96],"formally":[97],"transformed":[98],"final":[101],"model,":[107],"closely":[108],"VHDL":[111],"description,":[112],"suitable":[113],"direct":[116],"mapping":[117],"devices.":[121],"this":[123],"it":[125,140],"proposed":[127],"novel":[128],"compact":[129],"form":[130],"descriptions,":[133],"directly":[134],"based":[135],"event-oriented":[137],"specification,":[138],"where":[139],"assumed":[142],"that":[143],"macrocells":[144],"implicitly":[147],"formed":[148],"by":[149],"synthesis":[150],"tool":[151],"containing":[153],"virtual":[154],"T":[155],"flip-flops.":[156]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}