{"id":"https://openalex.org/W2978466617","doi":"https://doi.org/10.1109/hpsr.2018.8850764","title":"Multiple Hash Matching Units (MHMU): An Algorithmic Ternary Content Addressable Memory Design for Field Programmable Gate Arrays","display_name":"Multiple Hash Matching Units (MHMU): An Algorithmic Ternary Content Addressable Memory Design for Field Programmable Gate Arrays","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2978466617","doi":"https://doi.org/10.1109/hpsr.2018.8850764","mag":"2978466617"},"language":"en","primary_location":{"id":"doi:10.1109/hpsr.2018.8850764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpsr.2018.8850764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th International Conference on High Performance Switching and Routing (HPSR)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I4210099310","display_name":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni","ror":"https://ror.org/0182a5n39","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210099310"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["Consorzio Nazionale Interuniversitario per le Telecomunicazioni (CNIT), Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni (CNIT), Italy","institution_ids":["https://openalex.org/I4210099310"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Center of Advanced Studies in Engineering, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Center of Advanced Studies in Engineering, Pakistan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086486097","display_name":"Ali Zahir","orcid":"https://orcid.org/0000-0003-4657-4475"},"institutions":[{"id":"https://openalex.org/I16076960","display_name":"COMSATS University Islamabad","ror":"https://ror.org/00nqqvk19","country_code":"PK","type":"education","lineage":["https://openalex.org/I16076960"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Ali Zahir","raw_affiliation_strings":["Department of Electrical Engineering, COMSATs Institute of Information Technology, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, COMSATs Institute of Information Technology, Pakistan","institution_ids":["https://openalex.org/I16076960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007176500","display_name":"Giuseppe Bianchi","orcid":"https://orcid.org/0000-0001-7277-7423"},"institutions":[{"id":"https://openalex.org/I4210099310","display_name":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni","ror":"https://ror.org/0182a5n39","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210099310"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Bianchi","raw_affiliation_strings":["Consorzio Nazionale Interuniversitario per le Telecomunicazioni (CNIT), Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni (CNIT), Italy","institution_ids":["https://openalex.org/I4210099310"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7126,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73650208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8033453226089478},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7050559520721436},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.590831995010376},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5049243569374084},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5000643730163574},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.4913979768753052},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48161786794662476},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.4282532334327698},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.419694185256958},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.369975745677948},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3664431571960449},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10567542910575867}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8033453226089478},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7050559520721436},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.590831995010376},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5049243569374084},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5000643730163574},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.4913979768753052},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48161786794662476},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.4282532334327698},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.419694185256958},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.369975745677948},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3664431571960449},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10567542910575867},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpsr.2018.8850764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpsr.2018.8850764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th International Conference on High Performance Switching and Routing (HPSR)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1508511118","https://openalex.org/W1996635038","https://openalex.org/W2006115588","https://openalex.org/W2040882418","https://openalex.org/W2060079256","https://openalex.org/W2137145600","https://openalex.org/W2139751271","https://openalex.org/W2142367533","https://openalex.org/W2143377393","https://openalex.org/W2143641651","https://openalex.org/W2164905748","https://openalex.org/W2561621772","https://openalex.org/W2760769382","https://openalex.org/W2912601938","https://openalex.org/W4239721110","https://openalex.org/W4243943037"],"related_works":["https://openalex.org/W2171597999","https://openalex.org/W2189136227","https://openalex.org/W1866537546","https://openalex.org/W630850086","https://openalex.org/W2031155269","https://openalex.org/W3128475717","https://openalex.org/W2153748459","https://openalex.org/W2122762499","https://openalex.org/W2045565585","https://openalex.org/W2116071667"],"abstract_inverted_index":{"As":[0],"applications":[1],"and":[2,91,129,199,282],"user":[3],"requirements":[4],"are":[5,17,200],"constantly":[6],"evolving,":[7],"there":[8],"is":[9,34,54,309],"a":[10,36,48,64,72,88,169,181,191,268,291],"need":[11],"to":[12,19,58,67,243,267,273,311],"provide":[13],"flexible":[14,90],"networks":[15],"that":[16,86,159,250,306],"able":[18,310],"process":[20],"packets":[21],"at":[22],"high":[23],"speed.":[24],"One":[25],"of":[26,42,50,63,94,188,193,208,241,257,279,289,301,318,320],"the":[27,43,60,77,95,98,135,153,157,175,186,238,252,258,287,307],"basic":[28],"functions":[29],"used":[30],"for":[31,56,121],"packet":[32,45,65],"processing":[33],"matching":[35,99,248],"key":[37],"formed":[38],"by":[39,156],"some":[40],"fields":[41],"incoming":[44],"header":[46],"against":[47],"set":[49],"stored":[51,78],"rules.":[52,96,302],"This":[53],"done":[55,102],"example":[57],"determine":[59],"next":[61],"hop":[62],"or":[66,205,214],"apply":[68],"security":[69],"checks":[70],"on":[71,140],"firewall.":[73],"In":[74,165,217],"many":[75,117,245],"cases,":[76],"rules":[79,321],"have":[80,196],"do":[81,160],"not":[82,161],"care":[83],"bits":[84],"as":[85,144,202],"enables":[87],"more":[89,126],"compact":[92],"representation":[93],"Therefore,":[97],"can":[100,150,171],"be":[101,172],"in":[103,116,277],"hardware":[104],"using":[105,174],"Ternary":[106],"Content":[107],"Addressable":[108],"Memories":[109],"(TCAMs).":[110],"However,":[111],"TCAMs":[112,204],"pose":[113],"several":[114,316],"problems":[115],"implementations.":[118,216,233],"For":[119],"example,":[120],"ASICs":[122],"they":[123],"require":[124],"much":[125],"circuit":[127],"area":[128],"power":[130],"than":[131],"standard":[132],"SRAMs.":[133],"On":[134],"other":[136],"hand,":[137],"designs":[138],"based":[139,247],"programmable":[141],"logic":[142,177],"such":[143],"Field":[145],"Programmable":[146],"Gate":[147],"Arrays":[148],"(FPGAs)":[149],"only":[151],"use":[152,251],"blocks":[154],"provided":[155],"FPGA":[158,176,232,272],"typically":[162],"include":[163],"TCAMs.":[164],"this":[166,218],"last":[167],"case,":[168],"TCAM":[170],"emulated":[173],"resources":[178],"but":[179],"with":[180,297,315,322],"large":[182,323],"cost.":[183],"To":[184,285],"reduce":[185],"cost":[187],"implementing":[189],"TCAMs,":[190],"number":[192],"algorithmic":[194],"solutions":[195],"been":[197,265,295],"proposed":[198,235,261],"known":[201],"Algorithmic":[203],"A-TCAMs.":[206],"Most":[207],"those":[209],"schemes":[210],"target":[211],"either":[212],"software":[213],"ASIC":[215],"paper":[219],"we":[220],"present":[221],"Multiple":[222],"Hash":[223],"Matching":[224],"Units":[225],"(MHMU)":[226],"an":[227],"A-TCAM":[228],"solution":[229],"targeted":[230],"towards":[231],"The":[234,260,303],"scheme":[236,263],"exploits":[237],"massive":[239],"parallelism":[240],"FPGAs":[242],"implement":[244],"hash":[246],"units":[249],"embedded":[253],"block":[254],"RAM":[255],"memories":[256],"FPGA.":[259],"MHMU":[262,308],"has":[264,294],"mapped":[266],"Xilinx":[269],"series":[270],"7":[271],"check":[274],"its":[275,283],"efficiency":[276],"terms":[278],"resource":[280],"usage":[281],"scalability.":[284],"validate":[286],"effectiveness":[288],"MHMU,":[290],"simple":[292],"configuration":[293],"tested":[296],"Classbench":[298],"generated":[299],"sets":[300,314],"results":[304],"show":[305],"consistently":[312],"accommodate":[313],"tens":[317],"thousands":[319],"keys.":[324]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}