{"id":"https://openalex.org/W1973983664","doi":"https://doi.org/10.1109/hpsr.2013.6602301","title":"Multi-match packet classification on memory-logic trade-off FPGA-based architecture","display_name":"Multi-match packet classification on memory-logic trade-off FPGA-based architecture","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1973983664","doi":"https://doi.org/10.1109/hpsr.2013.6602301","mag":"1973983664"},"language":"en","primary_location":{"id":"doi:10.1109/hpsr.2013.6602301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpsr.2013.6602301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 14th International Conference on High Performance Switching and Routing (HPSR)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11086/28727","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055945045","display_name":"Carlos Zerbini","orcid":"https://orcid.org/0000-0001-5914-1199"},"institutions":[{"id":"https://openalex.org/I128590013","display_name":"National Technological University","ror":"https://ror.org/04t730v47","country_code":"AR","type":"education","lineage":["https://openalex.org/I128590013"]}],"countries":["AR"],"is_corresponding":false,"raw_author_name":"Carlos Zerbini","raw_affiliation_strings":["Nacional Department of Electrical Engineering, Universidad Tecnol\u00f3gica, Cordoba, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nacional Department of Electrical Engineering, Universidad Tecnol\u00f3gica, Cordoba, Argentina","institution_ids":["https://openalex.org/I128590013"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039304055","display_name":"Jorge M. Finochietto","orcid":"https://orcid.org/0000-0002-7537-6040"},"institutions":[{"id":"https://openalex.org/I166401450","display_name":"Universidad Nacional de C\u00f3rdoba","ror":"https://ror.org/056tb7j80","country_code":"AR","type":"education","lineage":["https://openalex.org/I166401450"]}],"countries":["AR"],"is_corresponding":false,"raw_author_name":"Jorge M. Finochietto","raw_affiliation_strings":["Digital Communications Laboratory, Universidad Nacional de C\u00f3rdoba, Cordoba, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Communications Laboratory, Universidad Nacional de C\u00f3rdoba, Cordoba, Argentina","institution_ids":["https://openalex.org/I166401450"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05795729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.982200026512146,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8293812274932861},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7464237213134766},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7453192472457886},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6047376990318298},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5444681644439697},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.4719276428222656},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.44842225313186646},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.4437958002090454},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4426908493041992},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.378498375415802},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18102586269378662}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8293812274932861},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7464237213134766},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7453192472457886},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6047376990318298},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5444681644439697},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.4719276428222656},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.44842225313186646},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.4437958002090454},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4426908493041992},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.378498375415802},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18102586269378662},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpsr.2013.6602301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpsr.2013.6602301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 14th International Conference on High Performance Switching and Routing (HPSR)","raw_type":"proceedings-article"},{"id":"pmh:oai:rdu.unc.edu.ar:11086/28727","is_oa":true,"landing_page_url":"http://hdl.handle.net/11086/28727","pdf_url":null,"source":{"id":"https://openalex.org/S4306400373","display_name":"Repositorio Digital de la UNC (National University of Cordoba)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I166401450","host_organization_name":"Universidad Nacional de C\u00f3rdoba","host_organization_lineage":["https://openalex.org/I166401450"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conferenceObject"}],"best_oa_location":{"id":"pmh:oai:rdu.unc.edu.ar:11086/28727","is_oa":true,"landing_page_url":"http://hdl.handle.net/11086/28727","pdf_url":null,"source":{"id":"https://openalex.org/S4306400373","display_name":"Repositorio Digital de la UNC (National University of Cordoba)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I166401450","host_organization_name":"Universidad Nacional de C\u00f3rdoba","host_organization_lineage":["https://openalex.org/I166401450"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conferenceObject"},"sustainable_development_goals":[{"score":0.5,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1992811742","https://openalex.org/W2017369466","https://openalex.org/W2034363187","https://openalex.org/W2037890886","https://openalex.org/W2047086482","https://openalex.org/W2062652918","https://openalex.org/W2077688755","https://openalex.org/W2115477036","https://openalex.org/W2116765197","https://openalex.org/W2154770818","https://openalex.org/W2169553922","https://openalex.org/W6648603970","https://openalex.org/W6666086141","https://openalex.org/W6670100461"],"related_works":["https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W1570571736","https://openalex.org/W2504430136","https://openalex.org/W2210470417","https://openalex.org/W2281138459","https://openalex.org/W3098781149"],"abstract_inverted_index":{"Packet":[0],"processing":[1,20,161],"is":[2,123,132,156],"becoming":[3],"much":[4],"more":[5],"challenging":[6],"as":[7,22,50],"networks":[8],"evolve":[9],"towards":[10],"a":[11,105],"multi-service":[12],"platform.":[13],"In":[14,100],"particular,":[15],"packet":[16],"classification":[17,32,89,98,141],"demands":[18],"smaller":[19],"times":[21],"data":[23],"rates":[24],"increase.":[25],"To":[26],"successfully":[27],"meet":[28],"this":[29,101],"requirement,":[30],"hardware-based":[31],"architectures":[33,180],"have":[34,48],"become":[35],"an":[36,51],"area":[37],"of":[38,84,97,139,148],"extensive":[39],"research.":[40],"Even":[41],"if":[42],"Field":[43],"Programmable":[44],"Logic":[45],"Arrays":[46],"(FPGAs)":[47],"emerged":[49],"interesting":[52],"technology":[53],"for":[54,94,125,135,158],"implementing":[55],"these":[56,85],"architectures,":[57],"existing":[58],"proposals":[59,86],"either":[60],"exploit":[61],"maximal":[62],"concurrency":[63],"with":[64],"unbounded":[65],"resource":[66,164],"consumption,":[67],"or":[68],"base":[69],"the":[70,140,172],"architecture":[71,122,150],"on":[72],"distributed":[73],"RAM":[74],"memory-based":[75],"schemes":[76],"which":[77,108],"strongly":[78],"undervalues":[79],"FPGA":[80],"capabilities.":[81],"Moreover,":[82],"most":[83],"target":[87],"best-match":[88],"and":[90,128,145],"are":[91,151],"not":[92],"suited":[93,134],"high-speed":[95],"updates":[96],"rulesets.":[99],"paper,":[102],"we":[103],"propose":[104],"new":[106],"approach":[107],"exploits":[109],"rich":[110],"logic":[111],"resources":[112],"available":[113],"in":[114],"modern":[115],"FPGAs":[116],"while":[117],"reducing":[118],"memory":[119],"consumption.":[120,165],"Our":[121],"conceived":[124],"multi-match":[126],"classification,":[127],"its":[129],"mapping":[130],"methodology":[131],"naturally":[133],"high-speed,":[136],"simple":[137],"updating":[138],"ruleset.":[142],"Analytical":[143],"evaluation":[144],"implementation":[146],"results":[147],"our":[149,169],"promising,":[152],"demonstrating":[153],"that":[154],"it":[155],"suitable":[157],"line":[159],"speed":[160],"whith":[162],"balanced":[163],"With":[166],"additional":[167],"optimizations,":[168],"proposal":[170],"has":[171],"potential":[173],"to":[174],"be":[175],"integrated":[176],"into":[177],"network":[178],"procesing":[179],"demanding":[181],"all":[182],"aforementioned":[183],"features.":[184]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}