{"id":"https://openalex.org/W2114702066","doi":"https://doi.org/10.1109/hprcta.2008.4745685","title":"Performance potential of molecular dynamics simulations on high performance reconfigurable computing systems","display_name":"Performance potential of molecular dynamics simulations on high performance reconfigurable computing systems","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2114702066","doi":"https://doi.org/10.1109/hprcta.2008.4745685","mag":"2114702066"},"language":"en","primary_location":{"id":"doi:10.1109/hprcta.2008.4745685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hprcta.2008.4745685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111906661","display_name":"Matt Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Matt Chin","raw_affiliation_strings":["Boston University, Boston, MA, US","Dept .of Electr. & Comput. Eng., Boston Univ., Boston, MA"],"affiliations":[{"raw_affiliation_string":"Boston University, Boston, MA, US","institution_ids":["https://openalex.org/I111088046"]},{"raw_affiliation_string":"Dept .of Electr. & Comput. Eng., Boston Univ., Boston, MA","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021051610","display_name":"Martin Herbordt","orcid":"https://orcid.org/0000-0002-3443-9113"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin C. Herbordt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA, USA","Dept .of Electr. & Comput. Eng., Boston Univ., Boston, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA, USA","institution_ids":["https://openalex.org/I111088046"]},{"raw_affiliation_string":"Dept .of Electr. & Comput. Eng., Boston Univ., Boston, MA","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Altera UK Ltd, Buckinghamshire, UK","Altera UK Ltd., High Wycombe"],"affiliations":[{"raw_affiliation_string":"Altera UK Ltd, Buckinghamshire, UK","institution_ids":["https://openalex.org/I4210094575"]},{"raw_affiliation_string":"Altera UK Ltd., High Wycombe","institution_ids":["https://openalex.org/I4210094575"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111906661"],"corresponding_institution_ids":["https://openalex.org/I111088046"],"apc_list":null,"apc_paid":null,"fwci":3.1195,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.92139296,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"65","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9825000166893005,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8263788819313049},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6734907627105713},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6308321952819824},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5837433934211731},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5413957834243774},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5290704369544983},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5221388936042786},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5071415901184082},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4621146023273468},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.44597744941711426},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4365312457084656},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.38683900237083435},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2387390434741974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22221499681472778},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08610296249389648}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8263788819313049},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6734907627105713},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6308321952819824},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5837433934211731},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5413957834243774},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5290704369544983},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5221388936042786},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5071415901184082},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4621146023273468},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.44597744941711426},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4365312457084656},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.38683900237083435},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2387390434741974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22221499681472778},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08610296249389648},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hprcta.2008.4745685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hprcta.2008.4745685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1514336338","https://openalex.org/W1965067299","https://openalex.org/W1978281521","https://openalex.org/W1979573134","https://openalex.org/W1991939674","https://openalex.org/W1996174326","https://openalex.org/W2012632603","https://openalex.org/W2013173369","https://openalex.org/W2058874255","https://openalex.org/W2067174909","https://openalex.org/W2073289615","https://openalex.org/W2086889049","https://openalex.org/W2087901396","https://openalex.org/W2088187609","https://openalex.org/W2097525317","https://openalex.org/W2106942255","https://openalex.org/W2109266807","https://openalex.org/W2110338379","https://openalex.org/W2124745044","https://openalex.org/W2125441126","https://openalex.org/W2138376372","https://openalex.org/W2148983145","https://openalex.org/W2151204271","https://openalex.org/W2159497832","https://openalex.org/W2169594918","https://openalex.org/W2171268876","https://openalex.org/W3142945824","https://openalex.org/W3149078497","https://openalex.org/W3150878027","https://openalex.org/W4238826819","https://openalex.org/W6674454544","https://openalex.org/W6793512576"],"related_works":["https://openalex.org/W2778498407","https://openalex.org/W1988651200","https://openalex.org/W3012895752","https://openalex.org/W2472667575","https://openalex.org/W2081551722","https://openalex.org/W2991370896","https://openalex.org/W2160924760","https://openalex.org/W2106942255","https://openalex.org/W3010779629","https://openalex.org/W4386521024"],"abstract_inverted_index":{"The":[0],"acceleration":[1],"of":[2,27,75,155],"molecular":[3],"dynamics":[4],"(MD)":[5],"simulations":[6],"using":[7],"high":[8],"performance":[9,62,158],"reconfigurable":[10],"computing":[11],"(HPRC)":[12],"has":[13],"been":[14],"much":[15],"studied.":[16],"Given":[17],"the":[18,45,49,61,72,76,98,112,123,129,133,149],"intense":[19],"competition":[20],"from":[21,24],"multicore,":[22],"and":[23,67,87,118,131],"other":[25,89],"types":[26],"accelerators,":[28],"there":[29],"is":[30,100],"now":[31],"a":[32,152,163],"question":[33],"whether":[34],"MD":[35,46,168],"on":[36,44,148],"HPRC":[37,167],"can":[38,146,159],"be":[39,160,170],"competitive.":[40,172],"We":[41,69,91,125],"concentrate":[42],"here":[43],"kernel":[47],"computation-determining":[48],"force":[50,77],"between":[51],"short-range":[52],"particle":[53],"pairs-and":[54],"examine":[55,92],"it":[56],"in":[57,162],"detail":[58],"to":[59,81,102,120],"find":[60,126],"limits":[63],"under":[64],"current":[65],"technology":[66],"methods.":[68],"systematically":[70],"explore":[71],"design":[73],"space":[74],"pipeline":[78],"with":[79],"respect":[80],"arithmetic":[82,84],"algorithm,":[83],"mode,":[85],"precision,":[86],"various":[88],"optimizations.":[90],"simplifications":[93],"that":[94,127],"are":[95],"possible":[96],"if":[97],"end-user":[99],"willing":[101],"trade":[103],"off":[104],"simulation":[105],"quality":[106],"for":[107,128,132],"performance.":[108],"And":[109],"we":[110],"use":[111],"new":[113],"Altera":[114],"floating":[115],"point":[116],"cores":[117],"compiler":[119],"further":[121],"optimize":[122],"designs.":[124],"Stratix-III,":[130],"best":[134],"(as":[135],"yet":[136],"unoptimized)":[137],"single":[138],"precision":[139],"designs,":[140],"11":[141],"pipelines":[142],"running":[143],"at":[144],"250MHz":[145],"fit":[147],"FPGA.":[150],"If":[151],"significant":[153],"fraction":[154],"this":[156],"potential":[157],"maintained":[161],"full":[164],"implementation,":[165],"then":[166],"should":[169],"highly":[171]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}