{"id":"https://openalex.org/W2164423474","doi":"https://doi.org/10.1109/hprcta.2008.4745681","title":"Hardware task scheduling optimizations for reconfigurable computing","display_name":"Hardware task scheduling optimizations for reconfigurable computing","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2164423474","doi":"https://doi.org/10.1109/hprcta.2008.4745681","mag":"2164423474"},"language":"en","primary_location":{"id":"doi:10.1109/hprcta.2008.4745681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hprcta.2008.4745681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083896234","display_name":"H. Simmler","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harald Simmler","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113463014","display_name":"Proshanta Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Proshanta Saha","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001914825","display_name":"Tarek El\u2010Ghazawi","orcid":"https://orcid.org/0000-0001-9687-7939"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek El-Ghazawi","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069173833"],"corresponding_institution_ids":["https://openalex.org/I193531525"],"apc_list":null,"apc_paid":null,"fwci":2.4175,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.90315026,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8840624690055847},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6447584629058838},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6190822720527649},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6126279234886169},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.581028938293457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5398935079574585},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43271690607070923},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4281073212623596}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8840624690055847},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6447584629058838},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6190822720527649},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6126279234886169},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.581028938293457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5398935079574585},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43271690607070923},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4281073212623596},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hprcta.2008.4745681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hprcta.2008.4745681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.712.807","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.712.807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csce.uark.edu/%7Emqhuang/papers/2008_rdms_HPRCTA.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320881","display_name":"Universit\u00e4t Heidelberg","ror":"https://ror.org/038t36y30"},{"id":"https://openalex.org/F4320324159","display_name":"Universit\u00e4t Mannheim","ror":"https://ror.org/031bsb921"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W102718729","https://openalex.org/W114677020","https://openalex.org/W1506055705","https://openalex.org/W1576594927","https://openalex.org/W1664168218","https://openalex.org/W1669135700","https://openalex.org/W1823959354","https://openalex.org/W1861262881","https://openalex.org/W1963863686","https://openalex.org/W2032533667","https://openalex.org/W2044118191","https://openalex.org/W2044602433","https://openalex.org/W2079543149","https://openalex.org/W2080977367","https://openalex.org/W2098769867","https://openalex.org/W2108308693","https://openalex.org/W2109753505","https://openalex.org/W2119314505","https://openalex.org/W2126692779","https://openalex.org/W2148583999","https://openalex.org/W2150984310","https://openalex.org/W2156520205","https://openalex.org/W2158793378","https://openalex.org/W2160588944","https://openalex.org/W2166015306","https://openalex.org/W2340006107","https://openalex.org/W3021622851","https://openalex.org/W3091454532","https://openalex.org/W4243137489","https://openalex.org/W4248438810","https://openalex.org/W6639136409"],"related_works":["https://openalex.org/W1981130628","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W1967938402"],"abstract_inverted_index":{"Reconfigurable":[0],"computers":[1],"(RC)":[2],"can":[3],"provide":[4,43],"significant":[5],"performance":[6,54,65,148],"improvement":[7],"for":[8,40],"domain":[9,18],"applications.":[10],"However,":[11,136],"wide":[12],"acceptance":[13],"of":[14,25,46,66,75,91,120,188,209,234],"todaypsilas":[15],"RCs":[16],"among":[17,83],"scientist":[19],"is":[20,142,154,163,182,225],"hindered":[21],"by":[22,200,247,254],"the":[23,29,44,63,73,89,96,109,147,186,206,217,232,250],"complexity":[24],"design":[26,32],"tools":[27],"and":[28,93,99,111,130,169,179,202,249],"required":[30],"hardware":[31,67,113,121,251],"experience.":[33],"Recent":[34],"developments":[35],"in":[36,53,108],"hardware/software":[37],"co-design":[38],"methodologies":[39],"these":[41],"systems":[42],"ease":[45],"use,":[47],"but":[48,241],"they":[49],"are":[50,85],"not":[51,143,226],"comparable":[52],"to":[55,70,87,94,116,123,145,165,177,184,191,229,239,243],"manual":[56],"co-design.":[57],"This":[58,103],"paper":[59],"aims":[60],"at":[61],"improving":[62],"overall":[64],"tasks":[68,84],"assigned":[69],"FPGA.":[71],"Particularly":[72],"analysis":[74,168],"inter-task":[76,170],"communication":[77,97,171,245],"as":[78,80],"well":[79],"data":[81,158],"dependencies":[82],"used":[86],"reduce":[88,146,185,244],"number":[90],"configurations":[92,190,236],"minimize":[95],"overhead":[98,246],"task":[100,214],"processing":[101,252],"time.":[102],"work":[104],"leverages":[105],"algorithms":[106],"developed":[107],"RC":[110],"reconfigurable":[112,220],"(RH)":[114],"domains":[115],"address":[117,166],"efficient":[118],"use":[119],"resources":[122],"propose":[124],"two":[125],"algorithms,":[126],"weight-based":[127],"scheduling":[128,140,160],"(WBS)":[129],"highest":[131],"priority":[132],"first-next":[133],"fit":[134],"(HPF-NF).":[135],"traditional":[137],"resource":[138],"based":[139],"alone":[141],"sufficient":[144],"bottleneck,":[149],"therefore":[150],"a":[151,210],"comprehensive":[152],"algorithm":[153,162],"necessary.":[155],"The":[156],"reduced":[157],"movement":[159],"(RDMS)":[161],"proposed":[164],"dependency":[167],"optimizations.":[172],"Simulation":[173],"shows":[174,222],"that":[175,223],"compared":[176],"WBS":[178],"HPF-NF,":[180],"RDMS":[181,224],"able":[183,228],"amount":[187,233],"FPGA":[189],"schedule":[192],"random":[193],"generated":[194],"graphs":[195],"with":[196],"heavy":[197],"weight":[198],"nodes":[199],"30%":[201],"11%":[203],"respectively.":[204],"Additionally,":[205],"proof-of-concept":[207],"implementation":[208],"complex":[211],"13-node":[212],"example":[213],"graph":[215],"on":[216],"SGI":[218],"RC100":[219],"computer":[221],"only":[227],"trim":[230],"down":[231],"necessary":[235],"from":[237],"6":[238],"4":[240],"also":[242],"48%":[248],"time":[253],"33%.":[255]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}