{"id":"https://openalex.org/W1987243435","doi":"https://doi.org/10.1109/hprcta.2008.4745679","title":"Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes","display_name":"Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W1987243435","doi":"https://doi.org/10.1109/hprcta.2008.4745679","mag":"1987243435"},"language":"en","primary_location":{"id":"doi:10.1109/hprcta.2008.4745679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hprcta.2008.4745679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025480991","display_name":"Kentaro Sano","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kentaro Sano","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085874089","display_name":"Luzhou Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Luzhou Wang","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN","Grad. Sch. of Inf. Sci., Tohoku Univ., Sendai"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci., Tohoku Univ., Sendai","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039865060","display_name":"Yoshiaki Hatsuda","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiaki Hatsuda","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101413965","display_name":"Satoru Yamamoto","orcid":"https://orcid.org/0000-0003-1431-3035"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoru Yamamoto","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku University, Sendai, JAPAN","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025480991"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":1.3864,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83055469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"14","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11263","display_name":"Electromagnetic Simulation and Numerical Methods","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8070108890533447},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7990527153015137},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7774876356124878},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7051827907562256},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6762955188751221},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6733939051628113},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6430747509002686},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6206052303314209},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.488638699054718},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4846680462360382},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4460224509239197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33265161514282227},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16892749071121216},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07892382144927979}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8070108890533447},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7990527153015137},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7774876356124878},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7051827907562256},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6762955188751221},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6733939051628113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6430747509002686},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6206052303314209},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.488638699054718},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4846680462360382},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4460224509239197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33265161514282227},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16892749071121216},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07892382144927979},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hprcta.2008.4745679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hprcta.2008.4745679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1553214226","https://openalex.org/W1570895503","https://openalex.org/W1590879322","https://openalex.org/W1931987324","https://openalex.org/W1939837620","https://openalex.org/W1981252059","https://openalex.org/W1994266431","https://openalex.org/W2002335991","https://openalex.org/W2009895650","https://openalex.org/W2016421926","https://openalex.org/W2017369466","https://openalex.org/W2021748565","https://openalex.org/W2061624656","https://openalex.org/W2077897166","https://openalex.org/W2090843874","https://openalex.org/W2097586424","https://openalex.org/W2108308693","https://openalex.org/W2108784402","https://openalex.org/W2112980698","https://openalex.org/W2114393091","https://openalex.org/W2115002670","https://openalex.org/W2117638260","https://openalex.org/W2119697285","https://openalex.org/W2120527484","https://openalex.org/W2120820413","https://openalex.org/W2120978237","https://openalex.org/W2121430798","https://openalex.org/W2124408528","https://openalex.org/W2127466997","https://openalex.org/W2130048397","https://openalex.org/W2132522199","https://openalex.org/W2136268150","https://openalex.org/W2142063750","https://openalex.org/W2146717187","https://openalex.org/W2150405043","https://openalex.org/W2152567198","https://openalex.org/W2161112127","https://openalex.org/W2169039127","https://openalex.org/W2326999293","https://openalex.org/W4300938688","https://openalex.org/W6640307903","https://openalex.org/W6676434664","https://openalex.org/W6678372216"],"related_works":["https://openalex.org/W2384867379","https://openalex.org/W4382323155","https://openalex.org/W60786634","https://openalex.org/W1855765675","https://openalex.org/W3046859795","https://openalex.org/W1505902692","https://openalex.org/W111037196","https://openalex.org/W2887888236","https://openalex.org/W1555620806","https://openalex.org/W2166620913"],"abstract_inverted_index":{"For":[0,88],"numerical":[1],"computations":[2,130],"requiring":[3],"a":[4,28,51,70,141],"relatively":[5],"high":[6],"ratio":[7],"of":[8,15,72,100,119,199],"data":[9],"access":[10],"to":[11,20,31,84,121,149,156,184],"operation,":[12],"the":[13,47,59,85,98,116,132,145,161,166,180,188,192,196,202],"scalability":[14],"memory":[16],"bandwidth":[17],"is":[18,135],"key":[19],"performance":[21,134,198],"improvement.":[22],"In":[23,138],"this":[24],"paper,":[25],"we":[26,49,94,172],"propose":[27],"scalable":[29,78,81,178],"FPGA-array":[30],"achieve":[32],"custom":[33],"computing":[34],"machines":[35],"for":[36,127,160,169,179],"high-performance":[37,75],"and":[38,80,91,96,152],"power-efficient":[39],"scientific":[40],"simulations":[41],"based":[42],"on":[43,165],"difference":[44],"schemes.":[45],"With":[46],"FPGA-array,":[48],"construct":[50],"systolic":[52],"computational-memory":[53],"array":[54,86],"(SCMA)":[55],"by":[56,201],"homogeneously":[57],"partitioning":[58],"SCMA":[60,67,99,111,189],"among":[61],"multiple":[62],"tightly-coupled":[63],"FPGAs.":[64,108],"A":[65],"large":[66],"implemented":[68,110,190],"using":[69],"lot":[71],"FPGAs":[73,194],"achieves":[74,115],"computation":[76],"with":[77,140,191],"memory-bandwidth":[79],"arithmetic-performance":[82],"according":[83],"size.":[87],"feasibility":[89],"demonstration":[90],"quantitative":[92],"evaluation,":[93],"design":[95],"implement":[97],"192":[101],"processing":[102],"elements":[103],"over":[104],"two":[105,193],"ALTERA":[106],"StratixII":[107],"The":[109],"running":[112],"at":[113],"106MHz":[114],"sustained":[117],"performances":[118],"32.8":[120],"36.5":[122],"GFlops":[123],"in":[124],"single":[125],"precision":[126],"three":[128],"benchmark":[129],"while":[131,187],"peak":[133],"40.7":[136],"GFlops.":[137],"comparison":[139],"3.4GHz":[142],"Pentium4":[143],"processor,":[144],"SCMAs":[146,175],"consume":[147],"70%":[148],"87%":[150],"power":[151],"require":[153],"only":[154],"3%":[155],"7%":[157],"energy":[158],"consumption":[159],"same":[162],"computations.":[163],"Based":[164],"requirement":[167],"model":[168],"inter-FPGA":[170],"bandwidth,":[171],"illustrate":[173],"that":[174,200],"are":[176],"completely":[177],"currently":[181],"available":[182],"high-end":[183],"low-end":[185],"FPGAs,":[186],"demonstrates":[195],"doubled":[197],"single-FPGA":[203],"SCMA.":[204]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}