{"id":"https://openalex.org/W4390188931","doi":"https://doi.org/10.1109/hpec58863.2023.10363620","title":"On the Three P's of Parallel Programming for Heterogeneous Computing: Performance, Productivity, and Portability","display_name":"On the Three P's of Parallel Programming for Heterogeneous Computing: Performance, Productivity, and Portability","publication_year":2023,"publication_date":"2023-09-25","ids":{"openalex":"https://openalex.org/W4390188931","doi":"https://doi.org/10.1109/hpec58863.2023.10363620"},"language":"en","primary_location":{"id":"doi:10.1109/hpec58863.2023.10363620","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/hpec58863.2023.10363620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://vtechworks.lib.vt.edu/bitstreams/1c4a4184-73bf-4b86-bc49-9ce1fe1d2d5a/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025591118","display_name":"Atharva Gondhalekar","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Atharva Gondhalekar","raw_affiliation_strings":["Department of ECE, Virginia Tech,Blacksburg,VA,USA","Department of ECE, Virginia Tech, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Virginia Tech,Blacksburg,VA,USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Department of ECE, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058539554","display_name":"Wu-chun Feng","orcid":"https://orcid.org/0000-0002-6015-0727"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-chun Feng","raw_affiliation_strings":["Department of CS and ECE, Virginia Tech,Blacksburg,VA,USA","Department of CS and ECE, Virginia Tech, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of CS and ECE, Virginia Tech,Blacksburg,VA,USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Department of CS and ECE, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025591118"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20211462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"74","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.907045841217041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8648631572723389},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5176346898078918},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4475501477718353},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.4177585244178772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35936370491981506},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30397671461105347},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.24625498056411743}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.907045841217041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8648631572723389},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5176346898078918},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4475501477718353},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.4177585244178772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35936370491981506},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30397671461105347},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.24625498056411743}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpec58863.2023.10363620","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/hpec58863.2023.10363620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/118256","is_oa":true,"landing_page_url":"https://hdl.handle.net/10919/118256","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/1c4a4184-73bf-4b86-bc49-9ce1fe1d2d5a/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Proceeding"}],"best_oa_location":{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/118256","is_oa":true,"landing_page_url":"https://hdl.handle.net/10919/118256","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/1c4a4184-73bf-4b86-bc49-9ce1fe1d2d5a/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Proceeding"},"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[{"id":"https://openalex.org/G4275066514","display_name":null,"funder_award_id":"CNS-1822080","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4390188931.pdf","grobid_xml":"https://content.openalex.org/works/W4390188931.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W125869453","https://openalex.org/W156779288","https://openalex.org/W2052773603","https://openalex.org/W2294347342","https://openalex.org/W2399715892","https://openalex.org/W2747404479","https://openalex.org/W2913310273","https://openalex.org/W2994151208","https://openalex.org/W2996807164","https://openalex.org/W3088866562","https://openalex.org/W3091934100","https://openalex.org/W3100734586","https://openalex.org/W3184015517","https://openalex.org/W4249904046","https://openalex.org/W4299855111","https://openalex.org/W4308090268","https://openalex.org/W4308090288","https://openalex.org/W6670184316","https://openalex.org/W6742290553","https://openalex.org/W6745287315"],"related_works":["https://openalex.org/W1820309981","https://openalex.org/W3124707092","https://openalex.org/W2375332572","https://openalex.org/W28826848","https://openalex.org/W3123383020","https://openalex.org/W4312942606","https://openalex.org/W2166776054","https://openalex.org/W2912579397","https://openalex.org/W2152694830","https://openalex.org/W2373446736"],"abstract_inverted_index":{"As":[0],"FPGAs":[1,29,48],"and":[2,16,22,30,36,49,73,97,101,105,116,130,141,160,175,191,198,216],"GPUs":[3],"continue":[4],"to":[5,33,123],"make":[6],"inroads":[7],"into":[8],"high-performance":[9],"computing":[10],"(HPC),":[11],"the":[12,82,92,119,125,135,172,180,186],"need":[13],"for":[14,118],"languages":[15],"frameworks":[17,41],"that":[18,42,196],"offer":[19,43,200],"performance,":[20,95,189],"productivity,":[21],"portability":[23,46,53,69,137,208],"across":[24,54,155],"heterogeneous":[25],"platforms,":[26],"such":[27],"as":[28,40,143,145,165],"GPUs,":[31],"continues":[32],"grow.":[34],"OpenCL":[35,100,117,129,140,197,204],"SYCL":[37,142,199,211],"have":[38],"emerged":[39],"cross-platform":[44],"functional":[45,52],"between":[47,94,114,128,188],"GPUs.":[50],"While":[51,203],"a":[55,89,151,217],"diverse":[56],"set":[57],"of":[58,64,84,91,99,139,153,224],"platforms":[59,157],"is":[60],"an":[61],"important":[62],"feature":[63],"portable":[65],"frameworks,":[66],"achieving":[67],"performance":[68,77,136,207],"often":[70],"requires":[71],"vendor":[72],"platform-specific":[74],"optimizations.":[75],"Achieving":[76],"portability,":[78,96,190],"therefore,":[79],"comes":[80],"at":[81],"expense":[83],"productivity.":[85,192],"This":[86],"paper":[87],"presents":[88],"quantification":[90],"tradeoffs":[93,113,127,187],"productivity":[98,154],"SYCL.":[102],"It":[103],"extends":[104],"complements":[106],"our":[107],"prior":[108],"work":[109,133],"on":[110],"quantifying":[111],"performance-productivity":[112,126],"Verilog":[115],"FPGA.":[120],"In":[121],"addition":[122],"evaluating":[124],"SYCL,":[131,210],"this":[132],"quantifies":[134],"(PP)":[138],"well":[144],"their":[146],"code":[147,214,225],"convergence":[148,215],"(CC),":[149],"i.e.,":[150],"measure":[152],"different":[156],"(e.g.,":[158],"FPGA":[159],"GPU).":[161],"Using":[162],"two":[163],"applications":[164],"case":[166],"studies":[167],"(i.e.,":[168],"edge":[169],"detection":[170],"using":[171,179],"Sobel":[173],"filter,":[174],"graph":[176],"link":[177],"prediction":[178],"Jaccard":[181],"similarity":[182],"index),":[183],"we":[184],"characterize":[185],"Our":[193],"results":[194],"show":[195],"complementary":[201],"tradeoffs.":[202],"delivers":[205],"better":[206,213],"than":[209],"offers":[212],"1.6":[218],"x":[219],"improvement":[220],"in":[221],"source":[222],"lines":[223],"over":[226],"OpenCL.":[227]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}