{"id":"https://openalex.org/W4308090428","doi":"https://doi.org/10.1109/hpec55821.2022.9926335","title":"Evaluation of a Novel Scratchpad Memory through Compiler Supported Simulation","display_name":"Evaluation of a Novel Scratchpad Memory through Compiler Supported Simulation","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308090428","doi":"https://doi.org/10.1109/hpec55821.2022.9926335"},"language":"en","primary_location":{"id":"doi:10.1109/hpec55821.2022.9926335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec55821.2022.9926335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039249837","display_name":"Essa Imhmed","orcid":"https://orcid.org/0009-0008-4551-3076"},"institutions":[{"id":"https://openalex.org/I163113649","display_name":"Eastern New Mexico University","ror":"https://ror.org/02xag2b27","country_code":"US","type":"education","lineage":["https://openalex.org/I163113649"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Essa Imhmed","raw_affiliation_strings":["Eastern New Mexico University,Mathematical Sciences,Portales,NM,USA","Mathematical Sciences, Eastern New Mexico University, Portales, NM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eastern New Mexico University,Mathematical Sciences,Portales,NM,USA","institution_ids":["https://openalex.org/I163113649"]},{"raw_affiliation_string":"Mathematical Sciences, Eastern New Mexico University, Portales, NM, USA","institution_ids":["https://openalex.org/I163113649"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014312938","display_name":"Jonathan Cook","orcid":"https://orcid.org/0000-0003-4907-5719"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Cook","raw_affiliation_strings":["New Mexico State University,Computer Science,Las Cruces,NM,USA","Computer Science, New Mexico State University, Las Cruces, NM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Mexico State University,Computer Science,Las Cruces,NM,USA","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"Computer Science, New Mexico State University, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087778749","display_name":"Abdel\u2010Hameed A. Badawy","orcid":"https://orcid.org/0000-0001-8027-1449"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abdel-Hameed Badawy","raw_affiliation_strings":["New Mexico State University,Electrical & Computer Engineering,Las Cruces,NM,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Mexico State University,Electrical & Computer Engineering,Las Cruces,NM,USA","institution_ids":["https://openalex.org/I10052268"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6998,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68225806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8814136981964111},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.781713604927063},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7142587304115295},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6294387578964233},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5697196125984192},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5434446930885315},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5090041160583496},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4561059772968292},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4382021725177765},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.4294964373111725},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40995973348617554},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3750399053096771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34651821851730347},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.19987717270851135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8814136981964111},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.781713604927063},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7142587304115295},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6294387578964233},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5697196125984192},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5434446930885315},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5090041160583496},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4561059772968292},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4382021725177765},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.4294964373111725},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40995973348617554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3750399053096771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34651821851730347},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.19987717270851135},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec55821.2022.9926335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec55821.2022.9926335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4246454774","https://openalex.org/W2121223013","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W4220800565","https://openalex.org/W2169584677","https://openalex.org/W2081416538","https://openalex.org/W2061075966"],"abstract_inverted_index":{"Local":[0],"Memory":[1],"Store":[2],"(LMStore)":[3],"is":[4],"a":[5,83,98],"novel":[6],"hardware-controlled,":[7],"compiler-managed":[8],"Scratchpad":[9],"memory":[10,33],"(SPM)":[11],"design":[12],"[1],":[13],"with":[14],"an":[15,91],"initial":[16,28],"research":[17],"evaluation":[18,29],"that":[19,59,82],"showed":[20],"its":[21],"possibility":[22],"for":[23,42,51],"improving":[24],"program":[25],"performance.":[26,63],"This":[27],"was":[30],"performed":[31],"over":[32],"traces":[34],"prior":[35],"to":[36,97],"the":[37,52,75],"development":[38],"of":[39,93],"compiler":[40,49],"support":[41,50],"LMStore.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"present":[48,56],"LMStore":[53,62,76],"design,":[54],"and":[55],"experimental":[57],"results":[58,65],"better":[60],"evaluate":[61],"Experimental":[64],"on":[66,74],"benchmarks":[67],"from":[68],"Malardalen":[69],"benchmark":[70],"suite":[71],"[2]":[72],"executing":[73],"architecture":[77,86],"modeled":[78],"in":[79],"Multi2Sim":[80],"demonstrate":[81],"hybrid":[84],"LMStore-Cache":[85],"improves":[87],"execution":[88],"time":[89],"by":[90],"average":[92],"19.8":[94],"%,":[95],"compared":[96],"conventional":[99],"cache-only":[100],"architecture.":[101]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}