{"id":"https://openalex.org/W4308090473","doi":"https://doi.org/10.1109/hpec55821.2022.9926306","title":"Optimizing Designs Using Several Types of Memories on Modern FPGAs","display_name":"Optimizing Designs Using Several Types of Memories on Modern FPGAs","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308090473","doi":"https://doi.org/10.1109/hpec55821.2022.9926306"},"language":"en","primary_location":{"id":"doi:10.1109/hpec55821.2022.9926306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec55821.2022.9926306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013956793","display_name":"Mehmet Gungor","orcid":"https://orcid.org/0000-0001-5154-1809"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehmet Gungor","raw_affiliation_strings":["Northeastern University,Dept. of ECE,Boston,MA","Dept. of ECE, Northeastern University, Boston, MA"],"raw_orcid":"https://orcid.org/0000-0001-5154-1809","affiliations":[{"raw_affiliation_string":"Northeastern University,Dept. of ECE,Boston,MA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of ECE, Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035451698","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0001-9173-9393"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Northeastern University,Dept. of ECE,Boston,MA","Dept. of ECE, Northeastern University, Boston, MA"],"raw_orcid":"https://orcid.org/0000-0001-9173-9393","affiliations":[{"raw_affiliation_string":"Northeastern University,Dept. of ECE,Boston,MA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of ECE, Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049931304","display_name":"Stratis Ioannidis","orcid":"https://orcid.org/0000-0001-8355-4751"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stratis Ioannidis","raw_affiliation_strings":["Northeastern University,Dept. of ECE,Boston,MA","Dept. of ECE, Northeastern University, Boston, MA"],"raw_orcid":"https://orcid.org/0000-0001-8355-4751","affiliations":[{"raw_affiliation_string":"Northeastern University,Dept. of ECE,Boston,MA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of ECE, Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083047329","display_name":"Miriam Leeser","orcid":"https://orcid.org/0000-0002-5624-056X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miriam Leeser","raw_affiliation_strings":["Northeastern University,Dept. of ECE,Boston,MA","Dept. of ECE, Northeastern University, Boston, MA"],"raw_orcid":"https://orcid.org/0000-0002-5624-056X","affiliations":[{"raw_affiliation_string":"Northeastern University,Dept. of ECE,Boston,MA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of ECE, Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68249418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7921077013015747},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5016167163848877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49083027243614197},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.48778659105300903},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46263498067855835},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.45635560154914856},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42992037534713745},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4136168658733368},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41250079870224},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4070843458175659},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3670825958251953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2937852442264557}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7921077013015747},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5016167163848877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49083027243614197},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.48778659105300903},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46263498067855835},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45635560154914856},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42992037534713745},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4136168658733368},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41250079870224},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4070843458175659},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3670825958251953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2937852442264557},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec55821.2022.9926306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec55821.2022.9926306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4474075393","display_name":"SaTC: CORE: Small: Massively Scalable Secure Computation Infrastructure Using FPGAs","funder_award_id":"1717213","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3045326193","https://openalex.org/W4255276129","https://openalex.org/W1778699221","https://openalex.org/W2078081736","https://openalex.org/W2051246013","https://openalex.org/W1575002289","https://openalex.org/W2147922450","https://openalex.org/W2383279219","https://openalex.org/W2479875689","https://openalex.org/W2107354725"],"abstract_inverted_index":{"Modern":[0],"FPGAs":[1],"targeting":[2],"data":[3,94,106,144],"centers":[4],"are":[5],"designed":[6],"to":[7],"accelerate":[8],"problems":[9],"with":[10,138],"large":[11],"data.":[12],"They":[13],"offer":[14],"many":[15],"different":[16,51,149],"types":[17,53],"of":[18,62,93,105,133,151],"memory":[19,52,66,82,140],"including":[20],"on-chip":[21,65,81,87],"and":[22,64,73,142,146,154],"on-board":[23],"memories.":[24],"A":[25],"recent":[26],"addition":[27],"is":[28,42,83,117],"High":[29],"Bandwidth":[30],"Memory":[31],"(HBM),":[32],"whose":[33],"advantages":[34],"have":[35],"been":[36],"demonstrated":[37],"by":[38],"others.":[39],"However,":[40],"there":[41],"little":[43],"research":[44],"that":[45,101],"looks":[46],"at":[47],"how":[48,59,148],"interactions":[49],"among":[50],"impact":[54,70],"application":[55,75],"performance.":[56,126,159],"We":[57,127],"investigate":[58],"a":[60],"combination":[61],"HBM":[63,155],"(BRAM":[67],"or":[68,110],"URAM)":[69],"clock":[71,115],"rate":[72],"overall":[74],"latency.":[76],"In":[77],"these":[78],"designs,":[79],"the":[80,90,103,113],"used":[84],"as":[85,102],"an":[86,131],"cache":[88],"for":[89],"larger":[91],"amounts":[92],"stored":[95,107],"in":[96,108,120,124],"HBM.":[97],"Our":[98],"experiments":[99],"show":[100],"size":[104],"BRAM":[109],"URAM":[111,153],"increases,":[112],"achievable":[114],"speed":[116],"reduced.":[118],"This":[119],"turn":[121],"may":[122],"result":[123],"degraded":[125],"examine":[128,147],"Garbled":[129],"Circuits,":[130],"implementation":[132],"Secure":[134],"Function":[135],"Evaluation":[136],"(SFE)":[137],"high":[139],"demands":[141],"out-of-order":[143],"access,":[145],"choices":[150],"BRAM,":[152],"usage":[156],"alters":[157],"its":[158]},"counts_by_year":[{"year":2024,"cited_by_count":3}],"updated_date":"2026-06-22T08:00:12.763002","created_date":"2025-10-10T00:00:00"}