{"id":"https://openalex.org/W4200177699","doi":"https://doi.org/10.1109/hpec49654.2021.9622876","title":"Embedded Compute Matrix Processing and FFTs using Floating Point FPGAs","display_name":"Embedded Compute Matrix Processing and FFTs using Floating Point FPGAs","publication_year":2021,"publication_date":"2021-09-20","ids":{"openalex":"https://openalex.org/W4200177699","doi":"https://doi.org/10.1109/hpec49654.2021.9622876"},"language":"en","primary_location":{"id":"doi:10.1109/hpec49654.2021.9622876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec49654.2021.9622876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109242423","display_name":"Michael Parker","orcid":null},"institutions":[{"id":"https://openalex.org/I1306686416","display_name":"RTX (United States)","ror":"https://ror.org/0354t7b78","country_code":"US","type":"company","lineage":["https://openalex.org/I1306686416"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Parker","raw_affiliation_strings":["Intelligence and Space Raytheon Technologies, El Segundo, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intelligence and Space Raytheon Technologies, El Segundo, CA, USA","institution_ids":["https://openalex.org/I1306686416"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109242423"],"corresponding_institution_ids":["https://openalex.org/I1306686416"],"apc_list":null,"apc_paid":null,"fwci":0.3029,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64062228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9690999984741211,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8125344514846802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7821539640426636},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.760573148727417},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7335039973258972},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6754485368728638},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.5362604856491089},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48187217116355896},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47658273577690125},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4709286093711853},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.4360438585281372},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4329093396663666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30121976137161255},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2894189953804016},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22268083691596985},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06337675452232361}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8125344514846802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7821539640426636},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.760573148727417},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7335039973258972},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6754485368728638},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.5362604856491089},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48187217116355896},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47658273577690125},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4709286093711853},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.4360438585281372},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4329093396663666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30121976137161255},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2894189953804016},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22268083691596985},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06337675452232361},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec49654.2021.9622876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec49654.2021.9622876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2046938074","https://openalex.org/W2061171222","https://openalex.org/W2587930272","https://openalex.org/W2588029273"],"related_works":["https://openalex.org/W3215589575","https://openalex.org/W3150959508","https://openalex.org/W4297795876","https://openalex.org/W1571090276","https://openalex.org/W2012407419","https://openalex.org/W2773283032","https://openalex.org/W2336476964","https://openalex.org/W2239119680","https://openalex.org/W1973800584","https://openalex.org/W3150370983"],"abstract_inverted_index":{"FPGAs":[0,22],"are":[1],"able":[2],"to":[3,66],"support":[4],"signal":[5],"processing":[6,42],"usually":[7],"reserved":[8],"for":[9],"CPUs":[10],"or":[11],"GPUs.":[12],"Complex":[13],"algorithms,":[14,54],"with":[15],"extreme":[16],"parallelism,":[17],"can":[18,37],"be":[19],"implemented":[20],"in":[21,39],"using":[23,74],"single":[24,75],"precision":[25,76],"floating":[26,77],"point.":[27],"The":[28],"FPGA":[29],"provides":[30],"very":[31],"low":[32],"and":[33,36,49,58],"deterministic":[34],"latency":[35],"operate":[38],"challenging":[40],"embedded":[41],"environments.":[43],"This":[44],"paper":[45],"will":[46],"detail":[47],"implementation":[48],"performance":[50],"of":[51,70],"two":[52],"representative":[53],"the":[55,63],"QR":[56],"Decomposition":[57],"FFT,":[59],"as":[60],"well":[61],"describe":[62],"methods":[64],"used":[65],"achieve":[67],"high":[68],"degrees":[69],"parallel":[71],"processing,":[72],"computed":[73],"point":[78],"numerical":[79],"representation.":[80]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-18T07:56:08.524223","created_date":"2025-10-10T00:00:00"}