{"id":"https://openalex.org/W4200000964","doi":"https://doi.org/10.1109/hpec49654.2021.9622785","title":"HLS Portability from Intel to Xilinx: A Case Study","display_name":"HLS Portability from Intel to Xilinx: A Case Study","publication_year":2021,"publication_date":"2021-09-20","ids":{"openalex":"https://openalex.org/W4200000964","doi":"https://doi.org/10.1109/hpec49654.2021.9622785"},"language":"en","primary_location":{"id":"doi:10.1109/hpec49654.2021.9622785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec49654.2021.9622785","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007583180","display_name":"Zhili Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhili Xiao","raw_affiliation_strings":["Washington University in St. Louis, St. Louis, Missouri, USA"],"affiliations":[{"raw_affiliation_string":"Washington University in St. Louis, St. Louis, Missouri, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006814645","display_name":"Roger D. Chamberlain","orcid":"https://orcid.org/0000-0002-7207-6106"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roger D. Chamberlain","raw_affiliation_strings":["Washington University in St. Louis, St. Louis, Missouri, USA"],"affiliations":[{"raw_affiliation_string":"Washington University in St. Louis, St. Louis, Missouri, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004461689","display_name":"Anthony M. Cabrera","orcid":"https://orcid.org/0000-0002-6561-0382"},"institutions":[{"id":"https://openalex.org/I1289243028","display_name":"Oak Ridge National Laboratory","ror":"https://ror.org/01qz5mb56","country_code":"US","type":"facility","lineage":["https://openalex.org/I1289243028","https://openalex.org/I1330989302","https://openalex.org/I39565521","https://openalex.org/I4210159294"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony M. Cabrera","raw_affiliation_strings":["Architectures and Performance Group, Oak Ridge National Laboratory, Oak Ridge, Tennessee, USA"],"affiliations":[{"raw_affiliation_string":"Architectures and Performance Group, Oak Ridge National Laboratory, Oak Ridge, Tennessee, USA","institution_ids":["https://openalex.org/I1289243028"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007583180"],"corresponding_institution_ids":["https://openalex.org/I204465549"],"apc_list":null,"apc_paid":null,"fwci":0.2303,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52035342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.8869572877883911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8372217416763306},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7972557544708252},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7373604774475098},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5536777973175049},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48605281114578247},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.45254752039909363},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.45075154304504395},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44799086451530457},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4429115653038025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4363344609737396},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3268383741378784}],"concepts":[{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.8869572877883911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8372217416763306},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7972557544708252},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7373604774475098},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5536777973175049},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48605281114578247},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.45254752039909363},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.45075154304504395},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44799086451530457},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4429115653038025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4363344609737396},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3268383741378784},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec49654.2021.9622785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec49654.2021.9622785","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306250","display_name":"Battelle","ror":"https://ror.org/01h5tnr73"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2074231493","https://openalex.org/W2080592089","https://openalex.org/W2135674775","https://openalex.org/W2168732909","https://openalex.org/W2763326469","https://openalex.org/W2896552114","https://openalex.org/W2915194696","https://openalex.org/W2954586490","https://openalex.org/W3033414614","https://openalex.org/W3094209337","https://openalex.org/W3100569748","https://openalex.org/W3108085245","https://openalex.org/W3158673632","https://openalex.org/W4252821989","https://openalex.org/W6755006191"],"related_works":["https://openalex.org/W1820309981","https://openalex.org/W2375332572","https://openalex.org/W28826848","https://openalex.org/W3124707092","https://openalex.org/W3123383020","https://openalex.org/W4312942606","https://openalex.org/W2912579397","https://openalex.org/W2152694830","https://openalex.org/W2166776054","https://openalex.org/W2373446736"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"are":[4,16,176],"a":[5,89,120,126,131],"hardware":[6,36],"accelerator":[7],"option":[8],"that":[9,140],"is":[10,63,145],"growing":[11],"in":[12,102],"popularity.":[13],"However,":[14,61],"FPGAs":[15,39],"notoriously":[17],"hard":[18],"to":[19,31,34,58,106,130,148,155,178,188],"program.":[20],"To":[21],"this":[22,74],"end,":[23],"high-level":[24],"synthesis":[25],"(HLS)":[26],"tools":[27],"have":[28],"been":[29],"developed":[30],"allow":[32],"programmers":[33],"design":[35],"accelerators":[37],"with":[38],"using":[40,135,162],"familiar":[41],"software":[42],"languages.":[43],"The":[44],"two":[45,72],"largest":[46],"FPGA":[47,117],"vendors,":[48],"Intel":[49,83,103,116],"and":[50,55,80,84,123,172],"Xilinx,":[51],"support":[52],"both":[53],"C/C++":[54],"OpenCL":[56,104,111,136],"C":[57,105,112],"construct":[59],"kernels.":[60,86],"little":[62],"known":[64],"about":[65],"the":[66,78,93,97,157,167,180],"portability":[67,79],"of":[68,82,159],"designs":[69],"between":[70],"these":[71],"platforms.In":[73],"work,":[75],"we":[76,175],"evaluate":[77],"performance":[81,158],"Xilinx":[85,107,132,163],"We":[87,109,138,152],"conduct":[88],"case":[90],"study,":[91],"porting":[92,142],"Needleman-Wunsch":[94],"application":[95],"from":[96,183],"Rodinia":[98],"benchmark":[99],"suite":[100],"written":[101],"platforms.":[108],"use":[110],"kernels":[113,161],"optimized":[114],"for":[115,169],"platforms":[118],"as":[119],"starting":[121],"point":[122],"first":[124],"perform":[125],"minimum":[127],"effort":[128],"port":[129],"FPGA,":[133],"also":[134],"C.":[137],"find":[139],"simply":[141],"one-to-one":[143],"optimizations":[144],"not":[146],"enough":[147],"enable":[149],"portable":[150],"performance.":[151],"then":[153],"seek":[154],"improve":[156],"those":[160],"C/C++.":[164],"With":[165],"rewriting":[166],"kernel":[168],"burst":[170],"transfer":[171],"other":[173],"optimizations,":[174],"able":[177],"reduce":[179],"execution":[181],"time":[182],"an":[184],"initial":[185],"294":[186],"s":[187],"2.2":[189],"s.":[190]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}