{"id":"https://openalex.org/W3117345279","doi":"https://doi.org/10.1109/hpec43674.2020.9286198","title":"MetaCL: Automated \u201cMeta\u201d OpenCL Code Generation for High-Level Synthesis on FPGA","display_name":"MetaCL: Automated \u201cMeta\u201d OpenCL Code Generation for High-Level Synthesis on FPGA","publication_year":2020,"publication_date":"2020-09-22","ids":{"openalex":"https://openalex.org/W3117345279","doi":"https://doi.org/10.1109/hpec43674.2020.9286198","mag":"3117345279"},"language":"en","primary_location":{"id":"doi:10.1109/hpec43674.2020.9286198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec43674.2020.9286198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026141870","display_name":"Paul Sathre","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Paul Sathre","raw_affiliation_strings":["Virginia Tech"],"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025591118","display_name":"Atharva Gondhalekar","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Atharva Gondhalekar","raw_affiliation_strings":["Virginia Tech"],"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050295731","display_name":"Mohamed W. Hassan","orcid":"https://orcid.org/0000-0002-7704-5376"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohamed Hassan","raw_affiliation_strings":["Virginia Tech"],"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058539554","display_name":"Wu-chun Feng","orcid":"https://orcid.org/0000-0002-6015-0727"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-chun Feng","raw_affiliation_strings":["Virginia Tech"],"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026141870"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51945412,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8966256976127625},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7266969084739685},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.6200501918792725},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.537105143070221},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5267155766487122},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48099979758262634},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4697219431400299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45321860909461975},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4382965564727783},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.41310322284698486},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39780133962631226},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37783610820770264}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8966256976127625},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7266969084739685},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.6200501918792725},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.537105143070221},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5267155766487122},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48099979758262634},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4697219431400299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45321860909461975},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4382965564727783},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.41310322284698486},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39780133962631226},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37783610820770264},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec43674.2020.9286198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec43674.2020.9286198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2018055497","https://openalex.org/W2153185479","https://openalex.org/W2317369144","https://openalex.org/W2346028389","https://openalex.org/W2359097465","https://openalex.org/W2472500612","https://openalex.org/W2508088496","https://openalex.org/W2528745529","https://openalex.org/W2762731442","https://openalex.org/W2910735017","https://openalex.org/W4246166885","https://openalex.org/W4249904046","https://openalex.org/W4252821989","https://openalex.org/W6744909076"],"related_works":["https://openalex.org/W3020739840","https://openalex.org/W2913998709","https://openalex.org/W2128640905","https://openalex.org/W2011460173","https://openalex.org/W2021092055","https://openalex.org/W4386875822","https://openalex.org/W3177128669","https://openalex.org/W650988184","https://openalex.org/W2162410319","https://openalex.org/W2427933582"],"abstract_inverted_index":{"Traditionally,":[0],"FPGA":[1,100],"programming":[2],"has":[3,51],"been":[4,40],"done":[5],"via":[6],"a":[7,26,41,54,108],"hardware":[8,19],"description":[9],"language":[10,57],"(HDL).":[11],"An":[12],"HDL":[13],"provides":[14],"fine-grained":[15],"control":[16],"over":[17],"reconfigurable":[18],"but":[20],"with":[21,65],"limited":[22],"productivity":[23,79],"due":[24],"to":[25,44,90,143],"steep":[27],"learning":[28],"curve":[29],"and":[30,46,73,87,97,118,130,136],"tedious":[31,84],"design":[32],"cycle.":[33],"Thus,":[34],"high-level":[35],"synthesis":[36],"(HLS)":[37],"approaches":[38],"have":[39],"significant":[42],"boon":[43],"productivity,":[45],"in":[47],"recent":[48],"years,":[49],"OpenCL":[50,67,75,113,121],"emerged":[52],"as":[53,116,124],"vendor-agnostic":[55],"HLS":[56],"that":[58,111],"offers":[59],"the":[60,88,93],"added":[61],"benefit":[62],"of":[63],"interoperation":[64],"other":[66,102],"platforms":[68],"(e.g.,":[69],"CPU,":[70],"GPU,":[71],"DSP)":[72],"existing":[74],"software.":[76],"However,":[77],"OpenCL's":[78],"can":[80],"also":[81],"suffer":[82],"from":[83],"boilerplate":[85],"code":[86,123],"need":[89],"manually":[91],"coordinate":[92],"host":[94],"(i.e.,":[95,99],"CPU)":[96],"device":[98],"or":[101],"device).":[103],"So,":[104],"we":[105],"present":[106],"MetaCL,":[107],"compiler-assisted":[109],"interface":[110],"takes":[112],"kernel":[114],"functions":[115],"input":[117],"automatically":[119],"generates":[120],"host-side":[122,132],"output.":[125],"MetaCL":[126],"produces":[127],"more":[128],"efficient":[129],"readable":[131],"code,":[133],"ensures":[134],"portability,":[135],"introduces":[137],"minimal":[138],"additional":[139],"runtime":[140],"overhead":[141],"compared":[142],"unassisted":[144],"Openf.L":[145],"development.":[146]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}