{"id":"https://openalex.org/W3113559662","doi":"https://doi.org/10.1109/hpec43674.2020.9286148","title":"A Dynamically Configurable Network for Software-Defined Hardware","display_name":"A Dynamically Configurable Network for Software-Defined Hardware","publication_year":2020,"publication_date":"2020-09-22","ids":{"openalex":"https://openalex.org/W3113559662","doi":"https://doi.org/10.1109/hpec43674.2020.9286148","mag":"3113559662"},"language":"en","primary_location":{"id":"doi:10.1109/hpec43674.2020.9286148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec43674.2020.9286148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039923637","display_name":"William Butera","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"William Butera","raw_affiliation_strings":["Cloud & Enterprise Solutions Group, Intel Corporation, Hudson, MA"],"affiliations":[{"raw_affiliation_string":"Cloud & Enterprise Solutions Group, Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5039923637"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20402511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6835618019104004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.681376576423645},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6131121516227722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5834859013557434},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5491877794265747},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5236158967018127},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.48276177048683167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4613859951496124},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4196426272392273},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.41006606817245483},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3497680425643921},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14064931869506836}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6835618019104004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.681376576423645},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6131121516227722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5834859013557434},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5491877794265747},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5236158967018127},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.48276177048683167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4613859951496124},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4196426272392273},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.41006606817245483},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3497680425643921},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14064931869506836},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec43674.2020.9286148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec43674.2020.9286148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1578361968","https://openalex.org/W2022035810","https://openalex.org/W2132693178"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W1996322406","https://openalex.org/W4206938017","https://openalex.org/W1967064512","https://openalex.org/W2388299947","https://openalex.org/W2382673458","https://openalex.org/W2361380273","https://openalex.org/W782612275"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"on-die":[4],"network":[5,50],"architecture":[6,51],"targeted":[7],"for":[8,28,66],"Software-Defined":[9],"Hardware":[10],"(SDH).":[11],"Key":[12],"performance":[13,18],"goals":[14],"are":[15],"near":[16],"ASIC-level":[17],"over":[19],"a":[20,49],"wide":[21],"range":[22],"of":[23,45],"communication":[24],"patterns,":[25],"dynamically":[26],"configured":[27],"operation":[29],"on":[30,53],"tile":[31],"arrays":[32],"with":[33],"O(10":[34],"<sup":[35],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">4</sup>":[37],")":[38],"tiles":[39],"and":[40,59,72],"defect":[41],"densities":[42],"in":[43],"excess":[44],"10%.":[46],"We":[47],"describe":[48],"based":[52],"two":[54],"recent":[55],"Intel":[56],"circuit":[57],"studies,":[58],"present":[60],"simulator":[61],"results":[62],"that":[63],"demonstrate":[64],"extremes":[65],"configurability,":[67],"scale-invariant":[68],"place":[69],"&":[70],"route":[71],"resilience":[73],"to":[74],"defect.":[75]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}