{"id":"https://openalex.org/W2991370896","doi":"https://doi.org/10.1109/hpec.2019.8916363","title":"IP Cores for Graph Kernels on FPGAs","display_name":"IP Cores for Graph Kernels on FPGAs","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2991370896","doi":"https://doi.org/10.1109/hpec.2019.8916363","mag":"2991370896"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2019.8916363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2019.8916363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015036207","display_name":"Sanmukh R. Kuppannagari","orcid":"https://orcid.org/0000-0002-2062-1483"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sanmukh R. Kuppannagari","raw_affiliation_strings":["Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005448514","display_name":"Rachit Rajat","orcid":"https://orcid.org/0009-0005-6430-1819"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachit Rajat","raw_affiliation_strings":["Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042560222","display_name":"Rajgopal Kannan","orcid":"https://orcid.org/0000-0001-8736-3012"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajgopal Kannan","raw_affiliation_strings":["Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111931430","display_name":"Aravind Dasu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aravind Dasu","raw_affiliation_strings":["Programmable Solutions Group Intel Corporation, San Jose, California"],"affiliations":[{"raw_affiliation_string":"Programmable Solutions Group Intel Corporation, San Jose, California","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5015036207"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.1012,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46001853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"51","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9596452713012695},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8318061828613281},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8019064664840698},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6474865674972534},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4416452646255493},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.43843555450439453},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.42886024713516235},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3287220001220703},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12639975547790527},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.10068175196647644}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9596452713012695},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8318061828613281},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8019064664840698},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6474865674972534},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4416452646255493},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.43843555450439453},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.42886024713516235},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3287220001220703},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12639975547790527},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.10068175196647644},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2019.8916363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2019.8916363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W78077100","https://openalex.org/W1448681276","https://openalex.org/W1783256592","https://openalex.org/W1788180225","https://openalex.org/W1854214752","https://openalex.org/W2041470524","https://openalex.org/W2053076698","https://openalex.org/W2068612205","https://openalex.org/W2073415627","https://openalex.org/W2086465551","https://openalex.org/W2101196063","https://openalex.org/W2107251158","https://openalex.org/W2123846711","https://openalex.org/W2133156997","https://openalex.org/W2146591355","https://openalex.org/W2157534438","https://openalex.org/W2170616854","https://openalex.org/W2282294254","https://openalex.org/W2284169075","https://openalex.org/W2508029414","https://openalex.org/W2524864783","https://openalex.org/W2566870951","https://openalex.org/W2583135230","https://openalex.org/W2584785188","https://openalex.org/W2767104566","https://openalex.org/W2788601541","https://openalex.org/W2789007918","https://openalex.org/W2809349882","https://openalex.org/W2950542868","https://openalex.org/W3099590572","https://openalex.org/W3105815789","https://openalex.org/W4235101327","https://openalex.org/W4240241667","https://openalex.org/W4241140669","https://openalex.org/W4256629673","https://openalex.org/W6603201521","https://openalex.org/W6628546715"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686"],"abstract_inverted_index":{"Graphs":[0],"are":[1,90],"a":[2,130,158,239],"powerful":[3],"abstraction":[4],"for":[5,15,33,43,97,175,196,200,204,209,225,229,234,242],"representing":[6],"networked":[7],"data":[8,74,142],"in":[9,259],"many":[10],"real-world":[11],"applications.":[12],"The":[13],"need":[14],"performing":[16],"large":[17,134],"scale":[18],"graph":[19,46,52,63,68,99,141,256],"analytics":[20],"has":[21],"led":[22],"to":[23,59,78,85,138,147,163,193,222,268,271],"widespread":[24],"adoption":[25],"of":[26,133,161,251,262],"dedicated":[27],"hardware":[28],"accelerators":[29,156],"such":[30,109],"as":[31,110],"FPGA":[32,95,146,189,216],"this":[34,37],"purpose.":[35],"In":[36],"work,":[38],"we":[39],"develop":[40,238],"IP":[41,49],"cores":[42,50],"several":[44,184],"key":[45],"kernels.":[47],"Our":[48],"use":[51],"processing":[53],"over":[54,62],"partitions":[55,71],"(GPOP)":[56],"programming":[57],"paradigm":[58],"perform":[60,248],"computations":[61],"partitions.":[64],"Partitioning":[65],"the":[66,140,149,255,273],"input":[67],"into":[69],"nonoverlapping":[70],"improves":[72],"on-chip":[73],"reuse.":[75],"Additional":[76],"optimizations":[77,270],"exploit":[79],"intra":[80],"and":[81,84,105,123,143,167,179,206,211,231],"interpartition":[82],"parallelism":[83],"reduce":[86],"external":[87,135],"memory":[88,137],"accesses":[89],"also":[91],"discussed.":[92],"We":[93,128,237,246,264],"generate":[94],"designs":[96,219,253],"general":[98],"algorithms":[100],"with":[101,183,213],"various":[102],"vertex":[103],"attributes":[104],"update":[106],"propagation":[107],"functions,":[108],"Sparse":[111],"Matrix":[112],"Vector":[113],"Multiplication":[114],"(SpMV),":[115],"PageRank":[116],"(PR),":[117],"Single":[118],"Source":[119],"Shortest":[120],"Path":[121],"(SSSP),":[122],"Weakly":[124],"Connected":[125],"Component":[126],"(WCC).":[127],"target":[129],"platform":[131],"consisting":[132],"DDR4":[136],"store":[139],"Intel":[144],"Stratix":[145],"accelerate":[148],"processing.":[150],"Experimental":[151],"results":[152],"show":[153],"that":[154],"our":[155,188,218,243,252,269],"sustain":[157],"high":[159],"throughput":[160],"up":[162,192,221],"2250,":[164],"2300,":[165],"3378,":[166],"2178":[168],"Million":[169],"Traversed":[170],"Edges":[171],"Per":[172],"Second":[173],"(MTEPS)":[174],"SpMV,":[176,197,226],"PR,":[177,201,230],"SSSP":[178],"WCC,":[180,210,235],"respectively.":[181,236],"Compared":[182],"highly-optimized":[185],"multi-core":[186],"designs,":[187],"framework":[190],"achieves":[191],"20.5\u00d7":[194],"speedup":[195,199,203,208,224,228,233],"16.4\u00d7":[198],"3.5\u00d7":[202],"SSSP,":[205],"35.1\u00d7":[207],"compared":[212],"two":[214],"state-of-the-art":[215],"frameworks,":[217],"demonstrate":[220],"5.3\u00d7":[223],"1.64\u00d7":[227],"1.8\u00d7":[232],"performance":[240,249],"model":[241],"GPOP":[244],"paradigm.":[245],"then":[247],"predictions":[250],"assuming":[254],"is":[257],"stored":[258],"HBM2":[260],"instead":[261],"DRAM.":[263],"further":[265],"discuss":[266],"extensions":[267],"improve":[272],"throughput.":[274]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}