{"id":"https://openalex.org/W2990768660","doi":"https://doi.org/10.1109/hpec.2019.8916251","title":"FPGA-Accelerated Spreading for Global Placement","display_name":"FPGA-Accelerated Spreading for Global Placement","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2990768660","doi":"https://doi.org/10.1109/hpec.2019.8916251","mag":"2990768660"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2019.8916251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2019.8916251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015818630","display_name":"Shounak Dhar","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shounak Dhar","raw_affiliation_strings":["ECE Dept, University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Dept, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049203311","display_name":"Love Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Love Singhal","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["ECE Dept, University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"ECE Dept, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015818630"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.48326341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7820301055908203},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6733487844467163},{"id":"https://openalex.org/keywords/discretization","display_name":"Discretization","score":0.5563979148864746},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5149863362312317},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4746445119380951},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43657487630844116},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42722588777542114},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4202956557273865},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4192810356616974},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.41593340039253235},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.19703280925750732},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18012326955795288},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.14237400889396667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7820301055908203},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6733487844467163},{"id":"https://openalex.org/C73000952","wikidata":"https://www.wikidata.org/wiki/Q17007827","display_name":"Discretization","level":2,"score":0.5563979148864746},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5149863362312317},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4746445119380951},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43657487630844116},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42722588777542114},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4202956557273865},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4192810356616974},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.41593340039253235},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.19703280925750732},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18012326955795288},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.14237400889396667},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2019.8916251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2019.8916251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1514147299","https://openalex.org/W2007936887","https://openalex.org/W2023461533","https://openalex.org/W2031674503","https://openalex.org/W2053957335","https://openalex.org/W2083342911","https://openalex.org/W2085806398","https://openalex.org/W2095954771","https://openalex.org/W2108873814","https://openalex.org/W2120129706","https://openalex.org/W2150543680","https://openalex.org/W2167190617","https://openalex.org/W2281941492","https://openalex.org/W2738078952","https://openalex.org/W2799178840","https://openalex.org/W2911040592","https://openalex.org/W2989034947","https://openalex.org/W4249999223"],"related_works":["https://openalex.org/W2091330445","https://openalex.org/W3011978806","https://openalex.org/W3183044703","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2066616140","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470"],"abstract_inverted_index":{"Placement":[0],"takes":[1],"a":[2,28,59,69,86,96,116,122,151,165],"large":[3],"part":[4,30,70],"of":[5,31,37,71,98],"the":[6,32,42,92,128,142,191],"runtime":[7],"in":[8,164],"an":[9],"Electronic":[10],"Design":[11],"Automation":[12],"design":[13,22],"implementation":[14,23],"flow.":[15],"In":[16,54],"modern":[17],"industrial":[18],"and":[19,52,61,66,103,135,190],"academic":[20,88],"physical":[21],"tools,":[24],"global":[25,39],"placement":[26,34,43],"consumes":[27],"significant":[29],"overall":[33],"runtime.":[35],"Many":[36],"these":[38],"placers":[40],"decouple":[41],"problem":[44,94],"into":[45,85],"two":[46],"main":[47],"parts":[48],"-":[49],"numerical":[50],"optimization":[51],"spreading.":[53],"this":[55,72,107],"paper,":[56],"we":[57],"propose":[58,121],"new":[60,146,181],"massively":[62],"parallel":[63],"spreading":[64,93,177,185],"algorithm":[65,73,77,125,149,178,186],"also":[67,120],"accelerate":[68],"on":[74],"FPGA.":[75],"Our":[76,145],"produces":[78,109],"placements":[79],"with":[80],"comparable":[81],"quality":[82],"when":[83,113],"integrated":[84],"state-of-the-art":[87],"placer.":[89],"We":[90,119],"formulate":[91],"as":[95,115],"system":[97],"fluid":[99],"flows":[100,110,129],"across":[101],"reservoirs":[102],"mathematically":[104],"prove":[105],"that":[106],"formulation":[108],"without":[111],"cycles":[112,137,163],"solved":[114],"continuous-time":[117],"system.":[118],"flow":[123,147],"correction":[124,148],"to":[126,170],"make":[127],"monotonic,":[130],"reduce":[131],"total":[132],"cell":[133],"displacement":[134],"remove":[136],"which":[138],"may":[139],"arise":[140],"during":[141],"discretization":[143],"process.":[144],"has":[150],"better":[152],"time":[153],"complexity":[154],"for":[155,161],"cycle":[156],"removal":[157],"than":[158],"previous":[159],"algorithms":[160],"finding":[162],"generic":[166],"graph.":[167],"When":[168],"compared":[169],"our":[171,180],"previously":[172],"published":[173],"linear":[174],"programming":[175],"based":[176,183],"[1],":[179],"fluid-flow":[182],"multi-threaded":[184],"is":[187,195],"3.44\u00d7":[188],"faster,":[189],"corresponding":[192],"FPGA-accelerated":[193],"version":[194],"5.15\u00d7":[196],"faster.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}