{"id":"https://openalex.org/W2902469261","doi":"https://doi.org/10.1109/hpec.2018.8547646","title":"Unlocking Performance-Programmability by Penetrating the Intel FPGA OpenCL Toolflow","display_name":"Unlocking Performance-Programmability by Penetrating the Intel FPGA OpenCL Toolflow","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2902469261","doi":"https://doi.org/10.1109/hpec.2018.8547646","mag":"2902469261"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2018.8547646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2018.8547646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE High Performance extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034744458","display_name":"Ahmed Sanaullah","orcid":"https://orcid.org/0000-0002-7169-480X"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed Sanaullah","raw_affiliation_strings":["Deptartment of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Deptartment of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021051610","display_name":"Martin Herbordt","orcid":"https://orcid.org/0000-0002-3443-9113"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin C Herbordt","raw_affiliation_strings":["Deptartment of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Deptartment of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034744458"],"corresponding_institution_ids":["https://openalex.org/I111088046"],"apc_list":null,"apc_paid":null,"fwci":1.0099,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7569054,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"15","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9196508526802063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6030045747756958},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5833985209465027},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5101223587989807},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49049657583236694},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.45850521326065063},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4431424140930176},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.4408959150314331},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4386630654335022},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43521878123283386},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4128419756889343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3283355236053467},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25216060876846313},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1888781189918518}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9196508526802063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6030045747756958},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5833985209465027},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5101223587989807},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49049657583236694},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.45850521326065063},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4431424140930176},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.4408959150314331},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4386630654335022},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43521878123283386},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4128419756889343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3283355236053467},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25216060876846313},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1888781189918518},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2018.8547646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2018.8547646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE High Performance extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1537885590","https://openalex.org/W1608326296","https://openalex.org/W1972620714","https://openalex.org/W2080592089","https://openalex.org/W2083564022","https://openalex.org/W2086364561","https://openalex.org/W2101822052","https://openalex.org/W2107879241","https://openalex.org/W2182577486","https://openalex.org/W2264337508","https://openalex.org/W2359097465","https://openalex.org/W2472500612","https://openalex.org/W2516534677","https://openalex.org/W2585164556","https://openalex.org/W2589329959","https://openalex.org/W2599597882","https://openalex.org/W2726677039","https://openalex.org/W2762515459","https://openalex.org/W2766784169","https://openalex.org/W2894590528","https://openalex.org/W4238684711","https://openalex.org/W4246147816","https://openalex.org/W4252821989","https://openalex.org/W6636324755","https://openalex.org/W6671315281","https://openalex.org/W6693180885"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2128223750","https://openalex.org/W4238532390"],"abstract_inverted_index":{"Improved":[0],"support":[1,208],"for":[2,132,202],"OpenCL":[3,29],"has":[4,20],"been":[5],"an":[6,92,104,133,211,239],"important":[7],"step":[8,94],"towards":[9],"the":[10,39,70,81,96,108,142,176,183,194,225],"mainstream":[11],"adoption":[12],"of":[13,28,36,44,69,144,178,185,187,197,222,235,241],"FPGAs":[14],"as":[15,91,103,128,168],"compute":[16,164],"resources.":[17],"Current":[18],"research":[19],"shown,":[21],"however,":[22],"that":[23,43,257],"programmability":[24],"derived":[25],"from":[26,182,224],"use":[27],"typically":[30],"comes":[31],"at":[32],"a":[33,129,153,169,220],"significant":[34],"expense":[35],"performance,":[37],"with":[38,266,272],"latter":[40],"falling":[41],"below":[42],"hand-coded":[45,263],"HDL,":[46],"GPU,":[47,250],"and":[48,66,83,116,126,147,161,199,228,244,251,271],"even":[49],"CPU":[50],"designs.":[51],"This":[52],"can":[53,100,121],"primarily":[54],"be":[55,101,123],"attributed":[56],"to":[57,111,207,261],"1)":[58],"constrained":[59],"deployment":[60],"opportunities,":[61],"2)":[62],"high":[63],"testing":[64],"time-frames,":[65],"3)":[67],"limitations":[68],"Board":[71],"Support":[72],"Package":[73],"(BSP).":[74],"We":[75,150,173,215,255],"address":[76],"these":[77],"challenges":[78],"by":[79],"penetrating":[80],"toolflow":[82],"utilizing":[84],"OpenCL-generated":[85],"HDL":[86,135,171,213],"(OpenCL-HDL),":[87],"which":[88,156],"is":[89,259],"created":[90],"initial":[93],"during":[95],"full":[97],"compilation.":[98],"OpenCL-HDL":[99,233,258],"used":[102,127],"intermediate":[105],"stage":[106],"in":[107,205],"design":[109],"process":[110,143,177],"get":[112],"better":[113],"resource/latency":[114],"estimates":[115],"perform":[117],"RTL":[118],"simulations.":[119,231],"It":[120],"also":[122],"carved":[124],"out":[125],"building":[130],"block":[131],"existing":[134,212,248],"system.":[136],"In":[137],"this":[138,180],"work,":[139],"we":[140,192],"present":[141,200],"generating,":[145],"isolating,":[146],"re-interfacing":[148],"OpenCL-HDL.":[149],"first":[151],"propose":[152],"kernel":[154],"template":[155],"reliably":[157],"exploits":[158],"parallelism":[159],"opportunities":[160],"ensures":[162],"all":[163,236],"pipelines":[165],"are":[166],"implemented":[167],"single":[170],"module.":[172],"then":[174],"outline":[175],"identifying":[179],"module":[181],"thousands":[184],"lines":[186],"compiler":[188],"generated":[189],"code.":[190],"Finally,":[191],"categorize":[193],"different":[195],"types":[196],"interfaces":[198],"methods":[201],"connecting/bypassing":[203],"them":[204],"order":[206],"integration":[209],"into":[210],"shell.":[214],"evaluate":[216],"our":[217],"approach":[218],"using":[219],"number":[221],"benchmarks":[223,237],"Rodinia":[226],"suite":[227],"Molecular":[229],"Dynamics":[230],"Our":[232],"implementations":[234],"show":[238],"average":[240],"37x,":[242],"4.8x,":[243],"3.5x":[245],"speedup":[246],"over":[247],"FPGA/OpenCL,":[249],"FPGA/Verilog":[252],"designs,":[253],"respectively.":[254],"demonstrate":[256],"able":[260],"deliver":[262],"HDL-like":[264],"performance":[265],"significantly":[267],"less":[268],"development":[269],"effort":[270],"competitive":[273],"resource":[274],"overhead.":[275]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}