{"id":"https://openalex.org/W2765234366","doi":"https://doi.org/10.1109/hpec.2017.8091094","title":"Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures for on-board space processing","display_name":"Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures for on-board space processing","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2765234366","doi":"https://doi.org/10.1109/hpec.2017.8091094","mag":"2765234366"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2017.8091094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2017.8091094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017277772","display_name":"Benjamin Schwaller","orcid":"https://orcid.org/0000-0002-9282-8977"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benjamin Schwaller","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101454874","display_name":"B. Ramesh","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barath Ramesh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan D. George","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017277772"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":1.1266,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.79699964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6450910568237305},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5857570767402649},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5128495693206787},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.5039276480674744},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44059431552886963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26849257946014404},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26747429370880127}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6450910568237305},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5857570767402649},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5128495693206787},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5039276480674744},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44059431552886963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26849257946014404},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26747429370880127}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2017.8091094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2017.8091094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306101","display_name":"National Aeronautics and Space Administration","ror":"https://ror.org/027ka1x80"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1574901808","https://openalex.org/W2027539326","https://openalex.org/W2051291879","https://openalex.org/W2096070062","https://openalex.org/W2102182691","https://openalex.org/W2165632481","https://openalex.org/W2544887372","https://openalex.org/W2593547701"],"related_works":["https://openalex.org/W1980880153","https://openalex.org/W2016486756","https://openalex.org/W2147481850","https://openalex.org/W2368102104","https://openalex.org/W2370330671","https://openalex.org/W2912613323","https://openalex.org/W2375870986","https://openalex.org/W2937681102","https://openalex.org/W2044727965","https://openalex.org/W2384997714"],"abstract_inverted_index":{"Future":[0],"space":[1,56],"missions":[2],"require":[3],"reliable":[4],"architectures":[5,15,34],"with":[6],"higher":[7],"performance":[8,103,138],"and":[9,21,43,58,67,100,108],"lower":[10],"power":[11],"consumption.":[12],"Exploring":[13],"new":[14],"worthy":[16],"of":[17,24,104,123,141],"undergoing":[18],"the":[19,36,44,59,89,102,109,124,137,149,158],"expensive":[20],"time-consuming":[22],"process":[23],"radiation":[25],"hardening":[26,73],"is":[27,68,83,144,161],"critical":[28],"for":[29,71,74,128,132],"this":[30,96],"endeavor.":[31],"Two":[32],"such":[33],"are":[35],"Texas":[37],"Instruments":[38],"KeyStone":[39,60,126,142,159],"II":[40,61,143,160],"octal-core":[41],"processor":[42],"ARM\u00ae":[45],"Cortex\u00ae-A53":[46],"(ARMv8)":[47],"quad-core":[48,79],"CPU.":[49],"DSPs":[50],"have":[51],"been":[52],"proven":[53],"in":[54],"prior":[55],"applications,":[57],"has":[62],"eight":[63],"high-performance":[64],"DSP":[65],"cores":[66],"under":[69,84,88],"consideration":[70],"potential":[72],"space.":[75],"Meanwhile,":[76],"a":[77,116],"radiation-hardened":[78],"ARM":[80,150],"Cortex-A53":[81],"CPU":[82],"development":[85],"at":[86],"Boeing":[87],"NASA/AFRL":[90],"High-Performance":[91],"Spaceflight":[92],"Computing":[93],"initiative.":[94],"In":[95],"paper,":[97],"we":[98],"optimize":[99],"evaluate":[101],"batched":[105,133],"1D-FFTs,":[106],"2D-FFTs,":[107],"Complex":[110],"Ambiguity":[111],"Function":[112],"(CAF).":[113],"We":[114],"developed":[115],"direct":[117],"memory-access":[118],"scheme":[119],"to":[120],"take":[121],"advantage":[122],"complex":[125],"architecture":[127],"FFTs.":[129],"Our":[130],"results":[131,155],"1D-FFTs":[134],"show":[135,156],"that":[136,157],"per":[139],"Watt":[140],"4.5":[145],"times":[146,163],"better":[147],"than":[148],"Cortex-A53.":[151],"For":[152],"CAF,":[153],"our":[154],"1.7":[162],"better.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}