{"id":"https://openalex.org/W2766784169","doi":"https://doi.org/10.1109/hpec.2017.8091078","title":"OpenCL for HPC with FPGAs: Case study in molecular electrostatics","display_name":"OpenCL for HPC with FPGAs: Case study in molecular electrostatics","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2766784169","doi":"https://doi.org/10.1109/hpec.2017.8091078","mag":"2766784169"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2017.8091078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2017.8091078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100719382","display_name":"Chen Yang","orcid":"https://orcid.org/0000-0002-8221-7670"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chen Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111540126","display_name":"Jiayi Sheng","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiayi Sheng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064882034","display_name":"Rushi Patel","orcid":"https://orcid.org/0000-0002-2266-3775"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rushi Patel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034744458","display_name":"Ahmed Sanaullah","orcid":"https://orcid.org/0000-0002-7169-480X"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Sanaullah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023900951","display_name":"Vipin Sachdeva","orcid":"https://orcid.org/0000-0001-7914-0185"},"institutions":[{"id":"https://openalex.org/I4210094840","display_name":"Silicon Therapeutics (United States)","ror":"https://ror.org/00rbf3t83","country_code":"US","type":"company","lineage":["https://openalex.org/I4210094840"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vipin Sachdeva","raw_affiliation_strings":["Silicon Therapeutics"],"affiliations":[{"raw_affiliation_string":"Silicon Therapeutics","institution_ids":["https://openalex.org/I4210094840"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021051610","display_name":"Martin Herbordt","orcid":"https://orcid.org/0000-0002-3443-9113"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin C. Herbordt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University","institution_ids":["https://openalex.org/I111088046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100719382"],"corresponding_institution_ids":["https://openalex.org/I111088046"],"apc_list":null,"apc_paid":null,"fwci":2.9291,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92915823,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"44","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8610491752624512},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7914701104164124},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.7315891981124878},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7094722390174866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5802542567253113},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5203575491905212},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.498183012008667},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4826836884021759},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38353264331817627},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21424320340156555}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8610491752624512},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7914701104164124},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.7315891981124878},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7094722390174866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5802542567253113},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5203575491905212},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.498183012008667},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4826836884021759},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38353264331817627},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21424320340156555}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2017.8091078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2017.8091078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W31595968","https://openalex.org/W1578462120","https://openalex.org/W1608326296","https://openalex.org/W1626467984","https://openalex.org/W1745980198","https://openalex.org/W1972620714","https://openalex.org/W1987284299","https://openalex.org/W2032592607","https://openalex.org/W2062446822","https://openalex.org/W2086364561","https://openalex.org/W2098800684","https://openalex.org/W2101822052","https://openalex.org/W2114702066","https://openalex.org/W2118233996","https://openalex.org/W2124150072","https://openalex.org/W2124892579","https://openalex.org/W2133156997","https://openalex.org/W2144007792","https://openalex.org/W2150981663","https://openalex.org/W2151333238","https://openalex.org/W2264337508","https://openalex.org/W2472500612","https://openalex.org/W2542189141","https://openalex.org/W2573883387","https://openalex.org/W2585164556","https://openalex.org/W2585774018","https://openalex.org/W2588542619","https://openalex.org/W2734163423","https://openalex.org/W4238684711","https://openalex.org/W4239385313","https://openalex.org/W4246147816","https://openalex.org/W4252821989","https://openalex.org/W4256629673","https://openalex.org/W6636324755","https://openalex.org/W6693180885","https://openalex.org/W6731705611"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W1761969858","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2391854357","https://openalex.org/W4238487776","https://openalex.org/W3114194214"],"abstract_inverted_index":{"FPGAs":[0,43,143],"have":[1],"emerged":[2],"as":[3,22],"a":[4,14,23,52,63,80,86,111,148,159],"cost-effective":[5],"accelerator":[6],"alternative":[7],"in":[8,44,91,106,109],"clouds":[9],"and":[10,108,118,126,187],"clusters.":[11],"Programmability":[12],"remains":[13],"challenge,":[15],"however,":[16],"with":[17,115,123,131,147,170,183],"OpenCL":[18,39,121,166],"being":[19],"generally":[20],"recognized":[21],"likely":[24],"part":[25],"of":[26,38,82,88,150,176],"the":[27,36,94,137,173,177],"solution.":[28],"In":[29],"this":[30],"work":[31],"we":[32,68,140],"seek":[33],"to":[34,85,153],"advance":[35],"use":[37],"for":[40,75,172,181],"HPC":[41,54],"on":[42],"two":[45],"ways.":[46],"The":[47,58],"first":[48],"is":[49,60,191],"by":[50,61],"examining":[51,62],"core":[53],"application,":[55],"Molecular":[56],"Dynamics.":[57],"second":[59],"fundamental":[64],"design":[65],"pattern":[66],"that":[67,142,165,180],"believe":[69],"has":[70],"not":[71],"yet":[72],"been":[73],"described":[74],"OpenCL:":[76],"passing":[77],"data":[78,97],"from":[79],"set":[81,87],"producer":[83],"datapaths":[84],"consumer":[89],"datapaths,":[90],"particular,":[92],"where":[93],"producers":[95],"generate":[96],"non-uniformly.":[98],"We":[99,162],"evaluate":[100],"several":[101,119],"designs:":[102],"single":[103,160],"level":[104],"versions":[105,122,175],"Verilog":[107,113,134,138],"OpenCL,":[110],"two-level":[112,120],"version":[114],"optimized":[116],"arbiter,":[117],"different":[124],"arbitration":[125,186],"hand-shaking":[127],"mechanisms,":[128],"including":[129],"one":[130],"an":[132],"embedded":[133],"module.":[135],"For":[136],"designs,":[139],"find":[141,164],"retain":[144],"their":[145],"high-efficiency":[146],"factor":[149],"50":[151],"\u00d7":[152,155],"80":[154],"performance":[156,190],"benefit":[157],"over":[158],"core.":[161],"also":[163],"may":[167],"be":[168],"competitive":[169],"HDLs":[171],"straightline":[174],"code,":[178],"but":[179],"designs":[182],"more":[184],"complex":[185],"hand-shaking,":[188],"relative":[189],"substantially":[192],"diminished.":[193]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}