{"id":"https://openalex.org/W2766573668","doi":"https://doi.org/10.1109/hpec.2017.8091069","title":"An introduction to an array memory processor for application specific acceleration","display_name":"An introduction to an array memory processor for application specific acceleration","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2766573668","doi":"https://doi.org/10.1109/hpec.2017.8091069","mag":"2766573668"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2017.8091069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2017.8091069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010195995","display_name":"G.G. Pechanek","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125162","display_name":"Bennett Aerospace (United States)","ror":"https://ror.org/038b3cg44","country_code":"US","type":"company","lineage":["https://openalex.org/I4210125162"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gerald G. Pechanek","raw_affiliation_strings":["Independent Consultant, Cary, NC"],"affiliations":[{"raw_affiliation_string":"Independent Consultant, Cary, NC","institution_ids":["https://openalex.org/I4210125162"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011222189","display_name":"Nikos Pitsianis","orcid":"https://orcid.org/0000-0002-7353-3524"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]},{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["GR","US"],"is_corresponding":false,"raw_author_name":"Nikos Pitsianis","raw_affiliation_strings":["Department of Computer Science, Duke University, Durham, NC, USA","Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010195995"],"corresponding_institution_ids":["https://openalex.org/I4210125162"],"apc_list":null,"apc_paid":null,"fwci":0.2072,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57870985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8183521032333374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7690268754959106},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.551828920841217},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.4974067509174347},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4927816689014435},{"id":"https://openalex.org/keywords/adjacency-list","display_name":"Adjacency list","score":0.4897301197052002},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45810532569885254},{"id":"https://openalex.org/keywords/array-data-structure","display_name":"Array data structure","score":0.4577045440673828},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.457193523645401},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4240581691265106},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32084667682647705},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.302714079618454},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1105300784111023}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8183521032333374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7690268754959106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.551828920841217},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.4974067509174347},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4927816689014435},{"id":"https://openalex.org/C110484373","wikidata":"https://www.wikidata.org/wiki/Q264398","display_name":"Adjacency list","level":2,"score":0.4897301197052002},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45810532569885254},{"id":"https://openalex.org/C146064661","wikidata":"https://www.wikidata.org/wiki/Q186152","display_name":"Array data structure","level":2,"score":0.4577045440673828},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.457193523645401},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4240581691265106},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32084667682647705},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.302714079618454},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1105300784111023},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2017.8091069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2017.8091069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2174875","https://openalex.org/W239283595","https://openalex.org/W759477208","https://openalex.org/W1483352188","https://openalex.org/W1520460310","https://openalex.org/W1958862447","https://openalex.org/W2085319748","https://openalex.org/W2089155985","https://openalex.org/W2096313289","https://openalex.org/W2097755092","https://openalex.org/W2124276961","https://openalex.org/W2134049183","https://openalex.org/W2134316164","https://openalex.org/W2134572726","https://openalex.org/W2171980013","https://openalex.org/W2204719255","https://openalex.org/W2237415205","https://openalex.org/W2563078413","https://openalex.org/W4234308027","https://openalex.org/W4256206162","https://openalex.org/W6631072185"],"related_works":["https://openalex.org/W1876282873","https://openalex.org/W4389476319","https://openalex.org/W4241438378","https://openalex.org/W2111003880","https://openalex.org/W4214860336","https://openalex.org/W2171134029","https://openalex.org/W2164574483","https://openalex.org/W2113248385","https://openalex.org/W4243878930","https://openalex.org/W2080109495"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"an":[5,39,45],"Array":[6],"Memory":[7],"(AM)":[8],"processor.":[9],"The":[10,110],"AM":[11],"processor":[12],"uses":[13],"a":[14,26,59],"shared":[15],"memory":[16],"network":[17],"amenable":[18],"to":[19,28,79,133,136],"on-chip":[20],"3D":[21],"stacking.":[22],"Node":[23],"couplings":[24],"use":[25],"1":[27],"K":[29,51,55,57],"adjacency":[30],"of":[31,36,38,41,73,103,140],"connections":[32],"in":[33],"each":[34],"dimension":[35],"communication":[37],"array":[40,47,78],"nodes,":[42],"such":[43],"as":[44],"R\u00d7C":[46],"where":[48],"R":[49,75],"\u2265":[50,54],"and":[52,56,113,122],"C":[53,77],"is":[58,91],"positive":[60],"odd":[61],"integer.":[62],"This":[63],"design":[64],"also":[65],"provides":[66],"data":[67],"sharing":[68],"between":[69],"processors":[70],"within":[71],"sub-arrays":[72],"the":[74,101,130,138],"\u00d7":[76],"support":[80],"high-performance":[81],"programmable":[82],"application":[83],"specific":[84],"processing.":[85],"A":[86],"new":[87],"instruction":[88,132],"set":[89],"architecture":[90],"proposed":[92],"that":[93,97,125],"has":[94],"arithmetic":[95,123,131],"instructions":[96,124],"do":[98],"not":[99],"require":[100],"specification":[102],"any":[104],"source":[105,111],"or":[106],"target":[107,114],"operand":[108],"addresses.":[109],"operands":[112],"values":[115],"are":[116,126],"provided":[117],"by":[118],"separate":[119],"load,":[120],"store,":[121],"appropriately":[127],"scheduled":[128],"with":[129],"be":[134],"executed":[135],"reduce":[137],"storage":[139],"temporary":[141],"variables":[142],"for":[143],"lower":[144],"power":[145],"implementations.":[146]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}