{"id":"https://openalex.org/W2558147962","doi":"https://doi.org/10.1109/hpec.2016.7761609","title":"Silicon photonic memory interconnect for many-core architectures","display_name":"Silicon photonic memory interconnect for many-core architectures","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2558147962","doi":"https://doi.org/10.1109/hpec.2016.7761609","mag":"2558147962"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2016.7761609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2016.7761609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035078455","display_name":"Ke Wen","orcid":"https://orcid.org/0000-0001-9998-2697"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ke Wen","raw_affiliation_strings":["Columbia University, New York, NY, US"],"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, US","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111463220","display_name":"Hang Guan","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hang Guan","raw_affiliation_strings":["Columbia University New York, New York, USA"],"affiliations":[{"raw_affiliation_string":"Columbia University New York, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043326474","display_name":"David M. Calhoun","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David M. Calhoun","raw_affiliation_strings":["Columbia University New York, New York"],"affiliations":[{"raw_affiliation_string":"Columbia University New York, New York","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012292876","display_name":"S\u00e9bastien Rumley","orcid":"https://orcid.org/0000-0001-5547-9483"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sebastien Rumley","raw_affiliation_strings":["Columbia Univ., New York, New York, USA"],"affiliations":[{"raw_affiliation_string":"Columbia Univ., New York, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081695392","display_name":"Keren Bergman","orcid":"https://orcid.org/0000-0001-8580-1728"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keren Bergman","raw_affiliation_strings":["Columbia Univ., New York, New York, USA"],"affiliations":[{"raw_affiliation_string":"Columbia Univ., New York, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068294382","display_name":"David Donofrio","orcid":"https://orcid.org/0000-0001-9665-4401"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Donofrio","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, California, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, California, USA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010873686","display_name":"John Shalf","orcid":"https://orcid.org/0000-0002-0608-3690"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Shalf","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, California, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, California, USA","institution_ids":["https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5035078455"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":1.2863,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82894124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.754581868648529},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6917222738265991},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5710453987121582},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5446928143501282},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5017144680023193},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.4644626975059509},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4637290835380554},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4565955102443695},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44880229234695435},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4415382742881775},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4406944513320923},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.41141313314437866},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.39527300000190735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37004998326301575},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.33891379833221436},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3279242515563965},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.250998854637146},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18572035431861877},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09587883949279785}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.754581868648529},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6917222738265991},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5710453987121582},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5446928143501282},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5017144680023193},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.4644626975059509},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4637290835380554},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4565955102443695},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44880229234695435},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4415382742881775},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4406944513320923},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.41141313314437866},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.39527300000190735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37004998326301575},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.33891379833221436},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3279242515563965},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.250998854637146},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18572035431861877},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09587883949279785}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2016.7761609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2016.7761609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1975309475","https://openalex.org/W1983394510","https://openalex.org/W1989825712","https://openalex.org/W1995830264","https://openalex.org/W2001253845","https://openalex.org/W2004891041","https://openalex.org/W2005881934","https://openalex.org/W2007082378","https://openalex.org/W2033473027","https://openalex.org/W2049177964","https://openalex.org/W2057218453","https://openalex.org/W2061169021","https://openalex.org/W2063124562","https://openalex.org/W2064039391","https://openalex.org/W2070900489","https://openalex.org/W2088199645","https://openalex.org/W2111655361","https://openalex.org/W2118295396","https://openalex.org/W2139984346","https://openalex.org/W2142488978","https://openalex.org/W2157802978","https://openalex.org/W2220870060","https://openalex.org/W2317460035","https://openalex.org/W2526220690","https://openalex.org/W3014226033","https://openalex.org/W6699744962"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2753615087","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4243333834","https://openalex.org/W4243618206","https://openalex.org/W1575240748","https://openalex.org/W2168550483","https://openalex.org/W2047684617","https://openalex.org/W3093911585"],"abstract_inverted_index":{"A":[0],"scalable":[1],"and":[2,32,39,51,118,133,151],"flexible":[3],"memory":[4,23,47,53,62,71,75,146],"interconnect":[5,63],"is":[6],"a":[7,11,58,95,128,134,153],"key":[8],"component":[9],"for":[10],"many-core":[12,46],"architecture":[13,103,126],"to":[14,73,88,106,108],"take":[15],"full":[16],"advantage":[17],"of":[18,21,35,45,156],"the":[19,78,82,101,124],"high-bandwidth":[20],"multiple":[22],"stacks.":[24],"In":[25],"this":[26],"paper,":[27],"we":[28],"discuss":[29],"both":[30,116],"technological":[31],"architectural":[33],"challenges":[34],"these":[36],"processor-to-memory":[37],"interconnects,":[38],"focus":[40],"on":[41,65,77,94],"two":[42,83],"important":[43],"issues":[44],"accesses:":[48],"traffic":[49,72],"hotspots":[50],"non-uniform":[52],"access":[54],"(NUMA).":[55],"We":[56,121],"propose":[57],"reconfigurable":[59],"Silicon":[60,130],"photonic":[61,131],"based":[64,93],"2.5D":[66],"stacking":[67],"that":[68,100],"can":[69,104],"direct":[70],"any":[74],"interface":[76],"processor,":[79],"thus":[80],"alleviating":[81],"aforementioned":[84],"effects":[85],"in":[86,115],"addition":[87],"providing":[89],"high":[90],"bandwidth.":[91],"Simulations":[92],"16-core":[96],"4-memory":[97],"model":[98],"show":[99],"proposed":[102,125],"lead":[105],"up":[107],"2\u00d7":[109],"STREAM":[110],"speedup":[111],"over":[112],"fixed":[113],"connections":[114],"hotspot":[117],"NUMA":[119],"scenarios.":[120],"also":[122],"demonstrate":[123],"using":[127],"four-port":[129],"demultiplexer":[132],"4\u00d74":[135],"synthesizable":[136],"on-chip":[137],"fabric":[138],"called":[139],"OpenSoC.":[140],"The":[141],"FPGA-emulated":[142],"system":[143],"demonstrates":[144],"dynamic":[145],"rewiring":[147],"through":[148],"wavelength":[149],"routing,":[150],"achieves":[152],"reconfiguration":[154],"time":[155],"5":[157],"microseconds.":[158]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}