{"id":"https://openalex.org/W1972620714","doi":"https://doi.org/10.1109/hpec.2014.7040997","title":"Design of 3D FFTs with FPGA clusters","display_name":"Design of 3D FFTs with FPGA clusters","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1972620714","doi":"https://doi.org/10.1109/hpec.2014.7040997","mag":"1972620714"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2014.7040997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2014.7040997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111540126","display_name":"Jiayi Sheng","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jiayi Sheng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA","Boston University, Boston, United States"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA","institution_ids":["https://openalex.org/I111088046"]},{"raw_affiliation_string":"Boston University, Boston, United States","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036630211","display_name":"Ben Humphries","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ben Humphries","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA","Boston University, Boston, United States"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA","institution_ids":["https://openalex.org/I111088046"]},{"raw_affiliation_string":"Boston University, Boston, United States","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015856049","display_name":"Hansen Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hansen Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA","Boston University, Boston, United States"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA","institution_ids":["https://openalex.org/I111088046"]},{"raw_affiliation_string":"Boston University, Boston, United States","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021051610","display_name":"Martin Herbordt","orcid":"https://orcid.org/0000-0002-3443-9113"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin C. Herbordt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA","Boston University, Boston, United States"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA","institution_ids":["https://openalex.org/I111088046"]},{"raw_affiliation_string":"Boston University, Boston, United States","institution_ids":["https://openalex.org/I111088046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111540126"],"corresponding_institution_ids":["https://openalex.org/I111088046"],"apc_list":null,"apc_paid":null,"fwci":3.0648,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.90996984,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9835000038146973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7974480390548706},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6804295778274536},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6377295255661011},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.476521372795105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44552624225616455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3412308394908905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25337034463882446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2201279103755951}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7974480390548706},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6804295778274536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6377295255661011},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.476521372795105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44552624225616455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3412308394908905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25337034463882446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2201279103755951}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2014.7040997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2014.7040997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2000383223","https://openalex.org/W2010062192","https://openalex.org/W2011900848","https://openalex.org/W2019887500","https://openalex.org/W2028263411","https://openalex.org/W2043815169","https://openalex.org/W2050448441","https://openalex.org/W2076503339","https://openalex.org/W2086364561","https://openalex.org/W2097755092","https://openalex.org/W2101822052","https://openalex.org/W2103822993","https://openalex.org/W2114702066","https://openalex.org/W2116521228","https://openalex.org/W2118341874","https://openalex.org/W2126139903","https://openalex.org/W2137471258","https://openalex.org/W2162186524","https://openalex.org/W2182577486","https://openalex.org/W4238684711"],"related_works":["https://openalex.org/W2373604608","https://openalex.org/W2995926156","https://openalex.org/W3146360095","https://openalex.org/W2117014006","https://openalex.org/W2110265185","https://openalex.org/W4233815414","https://openalex.org/W2551625567","https://openalex.org/W2362950105","https://openalex.org/W2372170743","https://openalex.org/W2002559064"],"abstract_inverted_index":{"The":[0],"three":[1],"dimensional":[2],"Fast":[3],"Fourier":[4],"Transform":[5],"(3D":[6],"FFT)":[7],"is":[8,29,142],"widely":[9],"applied":[10],"in":[11,32,101,108,115,123,144],"various":[12,56,66],"scientific":[13],"applications.":[14],"Distributed":[15],"3D":[16,45,149],"FFTs":[17],"require":[18],"global":[19],"communication:":[20],"this":[21,39],"becomes":[22],"a":[23,43,51],"serious":[24],"concern":[25],"when":[26,139],"strong":[27,140],"scaling":[28,141],"required":[30],"as":[31],"long":[33],"timescale":[34],"molecular":[35],"dynamics":[36],"simulations.":[37],"In":[38],"paper,":[40],"we":[41,90],"propose":[42],"parameterized":[44],"FFT":[46,100,107,114,122],"design":[47],"that":[48,84,128],"targets":[49],"at":[50],"3D-torus":[52],"FPGA-based":[53],"network":[54],"of":[55,72],"sizes.":[57],"Characteristics":[58],"include":[59],"direct":[60],"FPGA-FPGA":[61],"communication":[62],"links,":[63],"support":[64],"for":[65],"internal":[67],"switch":[68],"designs,":[69],"and":[70,79,117],"use":[71],"table-based":[73],"routing":[74,80],"which":[75],"saves":[76],"chip":[77],"area":[78],"cycles.":[81],"We":[82],"find":[83],"even":[85],"assuming":[86],"extremely":[87],"conservative":[88],"parameters,":[89],"are":[91,134],"able":[92],"to":[93,136],"run":[94],"the":[95,148],"16":[96],"<sup":[97,104,111,119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98,105,112,120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[99,106,113,121],"3.9\u03bcs,":[102],"32":[103],"5.46\u03bcs,":[109],"64":[110],"9.52\u03bcs,":[116],"128":[118],"25.72\u03bcs.":[124],"These":[125],"results":[126],"indicate":[127],"clusters":[129],"based":[130],"on":[131],"commodity":[132],"FPGAs":[133],"likely":[135],"be":[137],"appropriate":[138],"needed":[143],"applications":[145],"limited":[146],"by":[147],"FFT.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}