{"id":"https://openalex.org/W2051291879","doi":"https://doi.org/10.1109/hpec.2014.7040985","title":"Sparse matrix-vector multiply on the Keystone II Digital Signal Processor","display_name":"Sparse matrix-vector multiply on the Keystone II Digital Signal Processor","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2051291879","doi":"https://doi.org/10.1109/hpec.2014.7040985","mag":"2051291879"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2014.7040985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2014.7040985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103622581","display_name":"Yang Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I155781252","display_name":"University of South Carolina","ror":"https://ror.org/02b6qw903","country_code":"US","type":"education","lineage":["https://openalex.org/I155781252"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yang Gao","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Carolina, Columbia, SC, USA","Department of Computer Science and Engineering, University of South Carolina, Columbia, (USA)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Carolina, Columbia, SC, USA","institution_ids":["https://openalex.org/I155781252"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Carolina, Columbia, (USA)","institution_ids":["https://openalex.org/I155781252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074715434","display_name":"Fan Zhang","orcid":"https://orcid.org/0000-0002-6823-2700"},"institutions":[{"id":"https://openalex.org/I155781252","display_name":"University of South Carolina","ror":"https://ror.org/02b6qw903","country_code":"US","type":"education","lineage":["https://openalex.org/I155781252"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fan Zhang","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Carolina, Columbia, SC, USA","Department of Computer Science and Engineering, University of South Carolina, Columbia, (USA)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Carolina, Columbia, SC, USA","institution_ids":["https://openalex.org/I155781252"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Carolina, Columbia, (USA)","institution_ids":["https://openalex.org/I155781252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001266986","display_name":"Jason D. Bakos","orcid":"https://orcid.org/0000-0002-0821-6258"},"institutions":[{"id":"https://openalex.org/I155781252","display_name":"University of South Carolina","ror":"https://ror.org/02b6qw903","country_code":"US","type":"education","lineage":["https://openalex.org/I155781252"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason D. Bakos","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Carolina, Columbia, SC, USA","Department of Computer Science and Engineering, University of South Carolina, Columbia, (USA)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Carolina, Columbia, SC, USA","institution_ids":["https://openalex.org/I155781252"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Carolina, Columbia, (USA)","institution_ids":["https://openalex.org/I155781252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103622581"],"corresponding_institution_ids":["https://openalex.org/I155781252"],"apc_list":null,"apc_paid":null,"fwci":3.9842,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.93791024,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.840286135673523},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6530722379684448},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5638986825942993},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4770638048648834},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4745650589466095},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.46897539496421814},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46867093443870544},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4605490267276764},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4529014527797699},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4488374590873718},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.44381511211395264},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4317921996116638},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42653363943099976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39058685302734375},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3767111301422119},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3612239360809326},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35240766406059265},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.248979389667511},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.22595292329788208},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14094781875610352}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.840286135673523},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6530722379684448},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5638986825942993},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4770638048648834},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4745650589466095},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.46897539496421814},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46867093443870544},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4605490267276764},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4529014527797699},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4488374590873718},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.44381511211395264},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4317921996116638},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42653363943099976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39058685302734375},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3767111301422119},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3612239360809326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35240766406059265},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.248979389667511},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.22595292329788208},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14094781875610352},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2014.7040985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2014.7040985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320310009","display_name":"University of Florida","ror":"https://ror.org/02y3ad647"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W182691100","https://openalex.org/W1768849904","https://openalex.org/W1879455397","https://openalex.org/W1975116854","https://openalex.org/W1992809521","https://openalex.org/W2026326255","https://openalex.org/W2035080386","https://openalex.org/W2038071684","https://openalex.org/W2040556424","https://openalex.org/W2065321717","https://openalex.org/W2071004993","https://openalex.org/W2077012364","https://openalex.org/W2091908315","https://openalex.org/W2103877122","https://openalex.org/W2128539477","https://openalex.org/W2128853364","https://openalex.org/W2148570406","https://openalex.org/W2148651744","https://openalex.org/W2148701142","https://openalex.org/W2705680228","https://openalex.org/W4243261006","https://openalex.org/W6637782367"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W1975698617","https://openalex.org/W1531802798","https://openalex.org/W2033062187","https://openalex.org/W2563332126","https://openalex.org/W2570594754","https://openalex.org/W2606565524","https://openalex.org/W1974211070","https://openalex.org/W1845126190","https://openalex.org/W2169347615"],"abstract_inverted_index":{"In":[0],"this":[1,70,107],"paper":[2],"we":[3,109],"describe":[4],"an":[5,24,100],"implementation":[6],"of":[7,83,142,147],"sparse":[8],"matrix-vector":[9],"multiply":[10],"(SpMV)":[11],"on":[12],"the":[13,72,80,145,155,159],"Texas":[14],"Instruments":[15],"(TI)":[16],"Keystone":[17,21],"II":[18,22],"architecture.":[19],"The":[20],"is":[23,79,89,94,161],"eight":[25],"core":[26],"Digital":[27],"Signal":[28],"Processor":[29],"(DSP)":[30],"that":[31,93,111],"offers":[32],"floating":[33],"point":[34],"performance":[35],"comparable":[36,46],"to":[37,47,74,127,149],"a":[38,43,48,62,90],"desktop":[39],"CPU":[40],"while":[41],"having":[42],"power":[44],"envelope":[45],"mobile":[49],"embedded":[50],"CPU.":[51],"This,":[52],"combined":[53],"with":[54,132,165],"its":[55,84],"integrated":[56],"communication":[57],"interfaces,":[58],"potentially":[59],"make":[60],"it":[61],"scalable":[63],"and":[64,98,136,154],"efficient":[65],"HPC":[66,91],"processor":[67],"technology.":[68],"For":[69],"architecture,":[71],"key":[73],"achieving":[75],"high":[76],"computational":[77],"efficiency":[78],"careful":[81,133],"use":[82],"on-chip":[85,151],"scratchpad":[86,113,134],"memory.":[87],"SpMV":[88],"kernel":[92],"both":[95],"memory":[96,102,123,152],"bounded":[97],"has":[99],"irregular":[101],"access":[103],"pattern.":[104],"When":[105],"tuning":[106],"kernel,":[108],"found":[110],"using":[112,128],"can":[114],"provide":[115],"as":[116,118,125],"much":[117],"50%":[119],"improvement":[120],"in":[121,163],"effective":[122],"bandwidth":[124],"compared":[126],"cache,":[129],"but":[130],"only":[131],"allocation":[135],"run-time":[137],"management.":[138],"This":[139],"includes":[140],"selection":[141],"tile":[143],"size,":[144],"mapping":[146],"arrays":[148],"specific":[150],"structures,":[153],"methods":[156],"by":[157],"which":[158],"DMA":[160],"performed":[162],"parallel":[164],"computation.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}