{"id":"https://openalex.org/W2046544527","doi":"https://doi.org/10.1109/hpec.2013.6670344","title":"3D FFT for FPGAs","display_name":"3D FFT for FPGAs","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2046544527","doi":"https://doi.org/10.1109/hpec.2013.6670344","mag":"2046544527"},"language":"en","primary_location":{"id":"doi:10.1109/hpec.2013.6670344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2013.6670344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036630211","display_name":"Ben Humphries","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ben Humphries","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021051610","display_name":"Martin Herbordt","orcid":"https://orcid.org/0000-0002-3443-9113"},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin C. Herbordt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, MA","institution_ids":["https://openalex.org/I111088046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036630211"],"corresponding_institution_ids":["https://openalex.org/I111088046"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6036961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8391561508178711},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7541103363037109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6783562898635864},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.557189404964447},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.5477393269538879},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4417306184768677},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.441392719745636},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4157336950302124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31487125158309937},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28645241260528564},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1776144802570343},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07968774437904358}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8391561508178711},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7541103363037109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6783562898635864},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.557189404964447},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.5477393269538879},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4417306184768677},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.441392719745636},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4157336950302124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31487125158309937},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28645241260528564},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1776144802570343},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07968774437904358},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec.2013.6670344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2013.6670344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1600409781","https://openalex.org/W2086364561","https://openalex.org/W2101485986","https://openalex.org/W2107879241","https://openalex.org/W2155970480","https://openalex.org/W2162186524","https://openalex.org/W2184164993","https://openalex.org/W6635871270"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4327521644","https://openalex.org/W2111241003","https://openalex.org/W4312291060","https://openalex.org/W2978884468","https://openalex.org/W2168413811","https://openalex.org/W2005846134","https://openalex.org/W4200391368","https://openalex.org/W4367355863"],"abstract_inverted_index":{"The":[0,86],"3D":[1,20],"FFT":[2,21,112],"is":[3,88,91,107],"critical":[4,93,116],"in":[5,12,95],"electrostatics":[6],"computations":[7],"such":[8,31],"as":[9,32],"those":[10],"used":[11],"Molecular":[13],"Dynamics":[14],"simulations.":[15,125],"On":[16],"FPGAs,":[17],"however,":[18],"the":[19,39,48,81,111,115],"was":[22],"thought":[23],"to":[24,28,80],"be":[25],"inefficient":[26],"relative":[27],"other":[29],"methods":[30],"convolution-based":[33],"implementations":[34],"of":[35,109,114,122],"multigrid.":[36],"We":[37],"find":[38],"opposite:":[40],"a":[41,54,92,97,104,119],"simple":[42],"design":[43],"using":[44],"less":[45,59],"than":[46,60],"half":[47],"chip":[49],"resources,":[50],"and":[51,67],"operating":[52],"at":[53],"very":[55],"conservative":[56],"frequency,":[57],"takes":[58],"50us":[61],"for":[62,69,84,118],"32":[63],"<sup":[64,71],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[65,72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[66,73],"200us":[68],"64":[70],"single":[74,105],"precision":[75],"data":[76],"points,":[77],"numbers":[78],"similar":[79],"best":[82],"published":[83],"GPUs.":[85],"significance":[87],"that":[89],"this":[90],"piece":[94],"implementing":[96],"large":[98,120],"scale":[99],"FPGA-based":[100],"MD":[101,124],"engine:":[102],"even":[103],"FPGA":[106],"capable":[108],"keeping":[110],"off":[113],"path":[117],"fraction":[121],"possible":[123]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}