{"id":"https://openalex.org/W2520138243","doi":"https://doi.org/10.1109/hpcsim.2016.7568425","title":"A cache memory with unit tile and line accessibility","display_name":"A cache memory with unit tile and line accessibility","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2520138243","doi":"https://doi.org/10.1109/hpcsim.2016.7568425","mag":"2520138243"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2016.7568425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2016.7568425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on High Performance Computing &amp; Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058373828","display_name":"Baokang Wang","orcid":"https://orcid.org/0000-0002-5709-7056"},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"BaoKang Wang","raw_affiliation_strings":["Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112415279","display_name":"Yuki Fukazawa","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuki Fukazawa","raw_affiliation_strings":["Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102345053","display_name":"Toshio Kondo","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshio Kondo","raw_affiliation_strings":["Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104110650","display_name":"Takahiro Sasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Sasaki","raw_affiliation_strings":["Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University Japan, Tsu-City, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058373828"],"corresponding_institution_ids":["https://openalex.org/I178574317"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74064322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"866","last_page":"874"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.800987958908081},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.73390132188797},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7191019058227539},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5424772500991821},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5424355864524841},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5405371189117432},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5038694739341736},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.45638516545295715},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4439476430416107},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.43187758326530457},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3691629469394684}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.800987958908081},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.73390132188797},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7191019058227539},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5424772500991821},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5424355864524841},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5405371189117432},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5038694739341736},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.45638516545295715},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4439476430416107},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.43187758326530457},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3691629469394684}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2016.7568425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2016.7568425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on High Performance Computing &amp; Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W99288580","https://openalex.org/W591870853","https://openalex.org/W1510658361","https://openalex.org/W1976935468","https://openalex.org/W1992678651","https://openalex.org/W2019618182","https://openalex.org/W2038339443","https://openalex.org/W2045841536","https://openalex.org/W2061291998","https://openalex.org/W2073436418","https://openalex.org/W2098220211","https://openalex.org/W2109222446","https://openalex.org/W2113420676","https://openalex.org/W2142599225","https://openalex.org/W2158158791","https://openalex.org/W2171877898","https://openalex.org/W3105613233","https://openalex.org/W4234960108","https://openalex.org/W4245312332","https://openalex.org/W4285719527","https://openalex.org/W6604058846","https://openalex.org/W6617682425","https://openalex.org/W6685158276"],"related_works":["https://openalex.org/W2535115842","https://openalex.org/W2098406302","https://openalex.org/W2121191383","https://openalex.org/W1584415117","https://openalex.org/W2116323004","https://openalex.org/W2020176098","https://openalex.org/W2546991807","https://openalex.org/W2076114130","https://openalex.org/W2734782074","https://openalex.org/W4252570104"],"abstract_inverted_index":{"Ineffective":[0],"data":[1,14,75,105,130],"access":[2,51,74,101,106],"of":[3,67,164,211],"cache":[4,28,72,97,131,167,209],"memory":[5,29,210],"has":[6],"become":[7],"a":[8,27,40,58,176],"bottleneck":[9],"for":[10,147],"efficient":[11],"2-dimensional":[12],"(2-D)":[13],"processing,":[15],"such":[16],"as":[17,206],"image":[18],"processing":[19],"and":[20,34,83,95,128,139,157],"matrix":[21,144,150,158],"multiplication.":[22],"To":[23],"solve":[24],"this":[25,53],"problem,":[26],"with":[30,169],"both":[31],"unit":[32,35],"tile":[33,100],"line":[36],"accessibility,":[37],"based":[38],"on":[39],"4-level":[41,91,121],"Z-order":[42,92,122],"tiling":[43,93,123],"layout":[44,54,94,124],"is":[45,55],"proposed.":[46],"Conventional":[47],"raster":[48,136],"scan":[49,137],"order":[50,138,141],"to":[52,103,134,200],"enabled":[56],"via":[57],"hardware-based":[59],"address":[60,68],"translation,":[61],"which":[62],"can":[63,73,111],"eliminate":[64],"the":[65,79,90,108,113,120,135,148,165,190,195,204,207],"overhead":[66],"calculation.":[69],"The":[70],"proposed":[71,166],"in":[76,78,107,143,175],"parallel":[77,104],"column":[80,109],"(unit":[81,85],"tile)":[82],"row":[84],"line)":[86],"directions":[87],"by":[88,183],"using":[89,184],"multi-bank":[96],"organization.":[98],"Unit":[99],"corresponding":[102],"direction":[110],"exploit":[112],"2-D":[114],"locality.":[115],"Simulation":[116],"results":[117],"show":[118],"that":[119],"provides":[125],"less":[126],"TLB":[127],"L1":[129],"misses":[132],"compared":[133],"Morton":[140],"layouts":[142],"multiplication,":[145],"especially":[146],"larger":[149],"size,":[151],"LU":[152],"decomposition,":[153],"successive":[154],"over":[155],"relaxation,":[156],"transposition":[159],"benchmarks.":[160],"An":[161],"LSI":[162],"chip":[163],"combined":[168],"an":[170,212],"SIMD-based":[171],"datapath":[172],"was":[173,198],"designed":[174],"2.5\u00d75":[177],"mm":[178],"<sup":[179],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[180],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[181],"area":[182],"0.18":[185],"\u03bcm":[186],"CMOS":[187],"technology.":[188],"Under":[189],"3.8":[191],"ns":[192],"clock":[193,202],"period,":[194],"read":[196],"latency":[197],"suppressed":[199],"3":[201],"cycles,":[203],"same":[205],"conventional":[208],"Intel":[213],"or":[214],"ARM":[215],"high-performance":[216],"processor.":[217]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-12-07T23:40:59.601060","created_date":"2025-10-10T00:00:00"}