{"id":"https://openalex.org/W2520281558","doi":"https://doi.org/10.1109/hpcsim.2016.7568323","title":"Software defined Network-on-Chip for scalable CMPs","display_name":"Software defined Network-on-Chip for scalable CMPs","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2520281558","doi":"https://doi.org/10.1109/hpcsim.2016.7568323","mag":"2520281558"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2016.7568323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2016.7568323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000554129","display_name":"Alberto Scionti","orcid":"https://orcid.org/0000-0002-8138-9403"},"institutions":[{"id":"https://openalex.org/I2800599128","display_name":"Istituto Superiore Mario Boella","ror":"https://ror.org/05y6jfx28","country_code":"IT","type":"facility","lineage":["https://openalex.org/I2800599128","https://openalex.org/I4210155299"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alberto Scionti","raw_affiliation_strings":["Istituto Superiore Mario Boella, Turin, IT"],"affiliations":[{"raw_affiliation_string":"Istituto Superiore Mario Boella, Turin, IT","institution_ids":["https://openalex.org/I2800599128"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063602818","display_name":"Somnath Mazumdar","orcid":"https://orcid.org/0000-0002-1751-2569"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Somnath Mazumdar","raw_affiliation_strings":["Universit\u00e0 di Siena, Siena, IT"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Siena, Siena, IT","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018708711","display_name":"Antoni Portero","orcid":"https://orcid.org/0000-0003-1319-6404"},"institutions":[{"id":"https://openalex.org/I187293425","display_name":"University of Ostrava","ror":"https://ror.org/00pyqav47","country_code":"CZ","type":"education","lineage":["https://openalex.org/I187293425"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Antoni Portero","raw_affiliation_strings":["IT4Innovations, VSB-University of Ostrava, CZ"],"affiliations":[{"raw_affiliation_string":"IT4Innovations, VSB-University of Ostrava, CZ","institution_ids":["https://openalex.org/I187293425"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000554129"],"corresponding_institution_ids":["https://openalex.org/I2800599128"],"apc_list":null,"apc_paid":null,"fwci":2.3163,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8966807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8146256804466248},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6217836141586304},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5723035931587219},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5348706841468811},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5168031454086304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.482216477394104},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.47075751423835754},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46193328499794006},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4597288966178894},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45003291964530945},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.44644051790237427},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4294450283050537},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4217085838317871},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41755953431129456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3572256565093994},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29273074865341187},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2731667160987854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8146256804466248},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6217836141586304},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5723035931587219},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5348706841468811},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5168031454086304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.482216477394104},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.47075751423835754},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46193328499794006},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4597288966178894},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45003291964530945},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.44644051790237427},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4294450283050537},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4217085838317871},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41755953431129456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3572256565093994},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29273074865341187},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2731667160987854}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2016.7568323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2016.7568323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1893534197","https://openalex.org/W2006312753","https://openalex.org/W2021425055","https://openalex.org/W2038509324","https://openalex.org/W2089083257","https://openalex.org/W2095314640","https://openalex.org/W2101431901","https://openalex.org/W2116521228","https://openalex.org/W2125560635","https://openalex.org/W2128204867","https://openalex.org/W2132328584","https://openalex.org/W2163975534","https://openalex.org/W2173213060","https://openalex.org/W2299191998","https://openalex.org/W2322237991","https://openalex.org/W3140062895","https://openalex.org/W4231539940","https://openalex.org/W4255812374","https://openalex.org/W6700728833"],"related_works":["https://openalex.org/W1981002473","https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W2152623100","https://openalex.org/W4214878056","https://openalex.org/W1580144672","https://openalex.org/W2142042635","https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2085988155"],"abstract_inverted_index":{"Moving":[0],"from":[1],"Petascale":[2],"to":[3,10,34,55,107,158,174,186,207],"Exascale":[4],"computing":[5],"necessitates":[6],"optimizing":[7],"the":[8,12,36,56,73,109,130,155,162,175,202,210],"micro-architectural":[9],"increase":[11],"performance/power":[13],"ratio":[14],"of":[15,25,38,42,111,149,199,201,209],"multicores":[16],"(e.g.,":[17],"FLOPS/W).":[18],"Future":[19],"manycore":[20,102],"processors":[21],"will":[22],"contain":[23],"thousands":[24],"low-powered":[26],"processing":[27],"elements":[28],"(kilo-core":[29],"Chip":[30],"Multi-Processors":[31],"-":[32],"CMPs)":[33],"support":[35,57],"execution":[37],"a":[39,89,93,169,187],"large":[40],"number":[41],"concurrent":[43,68],"threads.":[44],"While":[45],"data-driven":[46,170],"Program":[47],"eXecution":[48],"Models":[49],"(PXMs)":[50],"are":[51,172],"gaining":[52],"popularity":[53],"due":[54],"they":[58],"provide":[59],"for":[60,84,100],"thread":[61],"communication,":[62],"frequent":[63],"data":[64,85],"exchange":[65],"among":[66],"many":[67],"threads":[69],"puts":[70],"stress":[71],"on":[72],"underlying":[74],"interconnect":[75,144],"subsystem.":[76,191],"This":[77],"results":[78],"in":[79],"hotspots":[80],"and":[81,140,160,205],"high":[82],"latency":[83],"packet":[86],"delivering.":[87],"As":[88],"solution,":[90],"we":[91,180],"propose":[92],"scalable":[94],"Software":[95],"Defined":[96],"Network-on-Chip":[97],"(SDNoC)":[98],"architecture":[99,185],"future":[101],"processors.":[103],"Our":[104],"design":[105],"tries":[106],"merge":[108],"benefits":[110],"ring-based":[112],"NoCs":[113],"(i.e.,":[114,124],"performance,":[115],"energy":[116],"efficiency)":[117],"with":[118],"those":[119],"brought":[120],"by":[121],"dynamic":[122],"reconfiguration":[123],"adaptation,":[125],"fault":[126],"tolerance)":[127],"while":[128],"keeping":[129],"hard-wired":[131],"topology":[132],"(2D-mesh)":[133],"fixed.":[134],"To":[135,153],"potentially":[136],"accommodate":[137],"different":[138,147],"application":[139],"communication":[141],"requirements,":[142],"our":[143,182,195],"allows":[145,197],"mapping":[146],"types":[148],"topologies":[150],"(virtual":[151],"topologies).":[152],"allow":[154],"software":[156],"layer":[157],"control":[159],"monitor":[161],"NoC":[163],"subsystem,":[164],"few":[165],"customized":[166],"instructions":[167],"supporting":[168],"PXM":[171],"added":[173],"core":[176],"ISA.":[177],"In":[178],"experiments,":[179],"compared":[181],"lightweight":[183],"reconfigurable":[184],"conventional":[188],"2D-mesh":[189],"interconnection":[190],"Results":[192],"show":[193],"that":[194],"model":[196],"savings":[198],"39.4%":[200],"chip":[203],"area":[204],"up":[206],"72.4%":[208],"consumed":[211],"power.":[212]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}