{"id":"https://openalex.org/W2519318367","doi":"https://doi.org/10.1109/hpcsim.2016.7568322","title":"The effect of interconnect depopulation on FPGA performances in terms of power, area and delay","display_name":"The effect of interconnect depopulation on FPGA performances in terms of power, area and delay","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2519318367","doi":"https://doi.org/10.1109/hpcsim.2016.7568322","mag":"2519318367"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2016.7568322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2016.7568322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024841287","display_name":"Sonda Chtourou","orcid":"https://orcid.org/0000-0001-5669-242X"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Sonda Chtourou","raw_affiliation_strings":["CES Research Laboratory, University of Sfax, Tunisia","FSEG (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CES Research Laboratory, University of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"FSEG (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522015","display_name":"Mohamed Abid","orcid":"https://orcid.org/0000-0001-7409-292X"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mohamed Abid","raw_affiliation_strings":["CES Research Laboratory, University of Sfax, Tunisia","CES Lab - Computer & Embedded Systems (Route Soukra km 4, B.P. : 1173, 3000 Sfax - Tunisia)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CES Research Laboratory, University of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"CES Lab - Computer & Embedded Systems (Route Soukra km 4, B.P. : 1173, 3000 Sfax - Tunisia)","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["Flexras Technologies SAS, France","Flexras Technologies (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies SAS, France","institution_ids":[]},{"raw_affiliation_string":"Flexras Technologies (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040282351","display_name":"Emna Amouri","orcid":"https://orcid.org/0000-0003-2107-3658"},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emna Amouri","raw_affiliation_strings":["LIP6 Research Laboratory, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Research Laboratory, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6 Research Laboratory, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Research Laboratory, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.372,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66470336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"104","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8219022750854492},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7552430033683777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6831544637680054},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6404364705085754},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6314992904663086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5370221734046936},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5286415219306946},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4298701286315918},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3644863963127136},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32796651124954224},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23679739236831665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1999145746231079},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1590007245540619}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8219022750854492},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7552430033683777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6831544637680054},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6404364705085754},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6314992904663086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5370221734046936},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5286415219306946},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4298701286315918},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3644863963127136},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32796651124954224},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23679739236831665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1999145746231079},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1590007245540619},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpcsim.2016.7568322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2016.7568322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01372560v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01372560","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"HPCS 2016 - International Conference on High Performance Computing & Simulation, Jul 2016, Innsbruck, Austria. pp.104--111, ⟨10.1109/HPCSim.2016.7568322⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W1967128905","https://openalex.org/W1977850862","https://openalex.org/W1989739260","https://openalex.org/W2011918740","https://openalex.org/W2028407134","https://openalex.org/W2033685698","https://openalex.org/W2047199967","https://openalex.org/W2104033302","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2128473621","https://openalex.org/W2138383740","https://openalex.org/W2141248063","https://openalex.org/W2157890680","https://openalex.org/W2275304190","https://openalex.org/W6680882822"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"The":[0],"interconnect":[1,18,38,126,170],"structure":[2],"in":[3,166],"common":[4,79,158],"FPGA":[5,53,64,137],"architectures":[6,54],"is":[7,19,40],"generally":[8],"designed":[9],"to":[10,48,113,123,156],"maximize":[11],"logic":[12],"utilization.":[13],"A":[14],"fully":[15],"populated":[16],"routing":[17,57],"simple":[20],"and":[21,30,70,86,96,110,148,152],"provides":[22],"high":[23],"flexibility":[24,112],"at":[25,103],"the":[26,34,104,134,157,167,172],"cost":[27,105],"of":[28,37,94,106,171],"power":[29,85,150],"area":[31,87,153],"overhead.":[32],"Moreover,":[33,162],"utilization":[35],"rate":[36],"switches":[39,164],"extremely":[41],"low.":[42],"In":[43],"this":[44],"paper,":[45],"we":[46,60,82,121],"aim":[47],"explore":[49],"new":[50],"cluster-based":[51,159],"mesh":[52,160],"with":[55,67,77,139,176,185],"depopulated":[56,68],"network.":[58],"First,":[59],"propose":[61,122],"a":[62,75,78,145,177],"Depopulated":[63],"(DFPGA)":[65],"architecture":[66,138],"intra-cluster":[69],"inter-cluster":[71,125,169],"interconnects.":[72],"Based":[73],"on":[74],"comparison":[76],"Mesh":[80],"architecture,":[81],"note":[83],"that":[84,133],"are":[88,101,174],"improved":[89],"respectively":[90],"by":[91,127],"an":[92],"average":[93],"23%":[95],"30%.":[97],"However,":[98],"these":[99],"improvements":[100],"obtained":[102],"wiring":[107],"complexity,":[108],"congestion":[109],"low":[111],"route":[114],"complex":[115,186],"circuits.":[116,187],"To":[117],"alleviate":[118],"those":[119],"weaknesses,":[120],"populate":[124],"using":[128],"hierarchy.":[129],"We":[130],"show":[131],"experimentally":[132],"second":[135],"proposed":[136],"Multilevel":[140],"Switch":[141],"blocks":[142],"(MS-FPGA)":[143],"has":[144],"good":[146],"routability":[147],"interesting":[149],"consumption":[151],"density":[154],"compared":[155],"FPGA.":[161],"additional":[163],"used":[165],"hierarchical":[168],"MSFPGA":[173],"compensated":[175],"better":[178],"flexibility.":[179],"Unlike":[180],"DFPGA,":[181],"MS-FPGA":[182],"can":[183],"deal":[184]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}