{"id":"https://openalex.org/W1552720876","doi":"https://doi.org/10.1109/hpcsim.2015.7237038","title":"Accurately modeling the GPU memory subsystem","display_name":"Accurately modeling the GPU memory subsystem","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1552720876","doi":"https://doi.org/10.1109/hpcsim.2015.7237038","mag":"1552720876"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2015.7237038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2015.7237038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020902057","display_name":"Francisco Candel","orcid":"https://orcid.org/0000-0001-9458-2889"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Francisco Candel","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Valencia, Val\u00e9ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, 46012, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020902057"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":1.2919,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78841128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8900802135467529},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6589149236679077},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6117403507232666},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.5470737218856812},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5045064687728882},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.49401646852493286},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.48036131262779236},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4763524532318115},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4740300476551056},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4541761577129364},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4164508283138275},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.235752671957016},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.1812467873096466},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1795787811279297},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16397055983543396},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07641541957855225}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8900802135467529},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6589149236679077},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6117403507232666},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5470737218856812},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5045064687728882},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.49401646852493286},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.48036131262779236},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4763524532318115},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4740300476551056},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4541761577129364},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4164508283138275},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.235752671957016},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.1812467873096466},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1795787811279297},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16397055983543396},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07641541957855225},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2015.7237038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2015.7237038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W57243869","https://openalex.org/W1717365219","https://openalex.org/W1906046253","https://openalex.org/W1979527452","https://openalex.org/W2033486618","https://openalex.org/W2093043622","https://openalex.org/W2103742924","https://openalex.org/W2103884786","https://openalex.org/W2116361585","https://openalex.org/W2147657366","https://openalex.org/W2151195685","https://openalex.org/W2160428323","https://openalex.org/W2169880332","https://openalex.org/W2170382128","https://openalex.org/W4234833047"],"related_works":["https://openalex.org/W1972148443","https://openalex.org/W2061938028","https://openalex.org/W2349791858","https://openalex.org/W2128546436","https://openalex.org/W2972717823","https://openalex.org/W4311294724","https://openalex.org/W4254940814","https://openalex.org/W2594155508","https://openalex.org/W2545380179","https://openalex.org/W4317765321"],"abstract_inverted_index":{"Nowadays,":[0],"research":[1,51,76],"on":[2,160],"GPU":[3,30,49,56,65,83,122,147,164,192],"processor":[4,203],"architecture":[5,50],"is":[6,22,32,52,81],"extraordinarily":[7],"active":[8],"since":[9,86],"these":[10,207,217],"architectures":[11,148],"offer":[12],"much":[13],"more":[14,177],"performance":[15,120,226],"per":[16],"watt":[17],"than":[18],"CPU":[19,63,97],"architectures.":[20],"This":[21,157],"the":[23,36,68,73,82,119,136,163,199,223],"main":[24,170],"reason":[25],"why":[26],"massive":[27],"deployment":[28],"of":[29,35,72,95,121,135,152],"multiprocessors":[31],"considered":[33,221],"one":[34],"most":[37,74],"feasible":[38],"solutions":[39],"to":[40,54,61,104,117,141,205,234],"attain":[41],"exascale":[42],"computing":[43,109],"capabilities.":[44],"In":[45,194],"this":[46,195],"context,":[47],"ongoing":[48],"required":[53],"improve":[55,118],"programmability":[57],"as":[58,60,114,116],"well":[59,115],"integrate":[62],"and":[64,123,189,237],"cores":[66],"in":[67,78,110,222,230],"same":[69],"die.":[70],"One":[71],"important":[75],"topics":[77],"current":[79,146],"GPUs,":[80],"memory":[84,98,137,165,187],"hierarchy,":[85],"its":[87],"design":[88],"goals":[89],"are":[90,219],"very":[91],"different":[92],"from":[93],"those":[94],"conventional":[96],"hierarchies.":[99],"To":[100],"explore":[101],"novel":[102],"designs":[103],"better":[105],"support":[106],"General":[107],"Purpose":[108],"GPUs":[111],"(GPGPU":[112],"computing)":[113],"CPU/GPU":[124,202],"systems,":[125],"researchers":[126],"often":[127],"require":[128],"advanced":[129],"microarchitectural":[130],"simulators":[131,155],"with":[132,176,209],"detailed":[133],"models":[134],"subsystem.":[138,166],"Nevertheless,":[139],"due":[140],"fast":[142],"speed":[143],"at":[144],"which":[145],"evolve,":[149],"simulation":[150,224],"accuracy":[151],"existing":[153],"state-of-the-art":[154],"suffers.":[156],"paper":[158],"focuses":[159],"accurately":[161],"modeling":[162],"We":[167],"identified":[168],"three":[169],"aspects":[171,208,218],"that":[172,215],"should":[173],"be":[174],"modeled":[175],"accuracy:":[178],"i)":[179],"miss":[180],"status":[181],"holding":[182],"registers,":[183],"ii)":[184],"coalescing":[185],"vector":[186],"requests,":[188],"iii)":[190],"non-blocking":[191],"stores.":[193],"sense,":[196],"we":[197],"extend":[198],"Multi2Sim":[200],"heterogeneous":[201],"simulator":[204],"model":[206],"enough":[210],"accuracy.":[211],"Experimental":[212],"results":[213],"show":[214],"if":[216],"not":[220],"framework,":[225],"deviations":[227],"can":[228],"rise":[229],"some":[231],"applications":[232],"up":[233],"70%,":[235],"75%,":[236],"60%,":[238],"respectively.":[239]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}