{"id":"https://openalex.org/W1573600529","doi":"https://doi.org/10.1109/hpcsim.2015.7237030","title":"Analysis of asymmetric 3D DRAM architecture in combination with L2 cache size reduction","display_name":"Analysis of asymmetric 3D DRAM architecture in combination with L2 cache size reduction","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1573600529","doi":"https://doi.org/10.1109/hpcsim.2015.7237030","mag":"1573600529"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2015.7237030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2015.7237030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010509812","display_name":"Alex Schoenberger","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Alex Schoenberger","raw_affiliation_strings":["Integrated Electronic Systems Lab TU Darmstadt, Germany","Integrated Electronic Systems Lab, TU Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab TU Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Lab TU Darmstadt, Germany","Integrated Electronic Systems Lab, TU Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab TU Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010509812"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56700009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"36","issue":null,"first_page":"123","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.829759955406189},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7796546220779419},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7395387291908264},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6094192862510681},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5520737171173096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4968400299549103},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.49295663833618164},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4596521258354187},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.450188010931015},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35567939281463623},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2927244305610657}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.829759955406189},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7796546220779419},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7395387291908264},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6094192862510681},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5520737171173096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4968400299549103},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.49295663833618164},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4596521258354187},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.450188010931015},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35567939281463623},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2927244305610657},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpcsim.2015.7237030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2015.7237030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:79813","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/79813/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzver\u00f6ffentlichung"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1993089791","https://openalex.org/W1996848030","https://openalex.org/W2013435193","https://openalex.org/W2024818089","https://openalex.org/W2039829692","https://openalex.org/W2040681711","https://openalex.org/W2040901615","https://openalex.org/W2071208935","https://openalex.org/W2090933346","https://openalex.org/W2122636510","https://openalex.org/W2131413854","https://openalex.org/W2150909864","https://openalex.org/W3146763006","https://openalex.org/W6682164510"],"related_works":["https://openalex.org/W2114386333","https://openalex.org/W2206576460","https://openalex.org/W2538519144","https://openalex.org/W2079730482","https://openalex.org/W2167303720","https://openalex.org/W2012518269","https://openalex.org/W4243772489","https://openalex.org/W57688818","https://openalex.org/W2109715593","https://openalex.org/W4226093591"],"abstract_inverted_index":{"Memory":[0],"is":[1,145],"a":[2,142],"heterogeneous":[3],"complex":[4],"in":[5],"modern":[6],"systems.":[7],"Access":[8],"time":[9,78],"and":[10,31,37,46,115,122,144],"bandwidth":[11],"improvement":[12,84],"of":[13,49,76,95,111],"DRAM":[14,74,83,116,134],"using":[15],"die-stacking":[16],"technology":[17],"can":[18,63,136],"only":[19],"be":[20],"evaluated":[21],"by":[22],"interacting":[23],"with":[24,99],"hardware":[25],"components":[26,33],"like":[27,34],"underlying":[28],"cache,":[29],"CPU":[30],"software":[32],"executed":[35],"application":[36],"processed":[38],"input.":[39],"In":[40],"this":[41,86],"work":[42],"we":[43,62],"analyze":[44],"encoding":[45],"decoding":[47],"processes":[48],"JPEG2000":[50],"algorithm":[51],"execution":[52,77],"on":[53,104],"MIPS":[54],"I":[55],"core":[56],"for":[57,66,85,124],"different":[58],"picture":[59,67,101],"sizes.":[60],"Thereby":[61],"observe":[64],"that":[65,130,138],"sizes":[68],"below":[69],"particular":[70,100],"critical":[71],"value":[72],"the":[73,108],"share":[75],"reaches":[79],"max.":[80],"4%.":[81],"Any":[82],"case":[87],"would":[88],"not":[89],"lead":[90],"to":[91,120,141,148],"significant":[92],"performance":[93],"gain":[94],"whole":[96],"system.":[97],"Starting":[98],"size":[102,107],"depending":[103],"last-level":[105],"cache":[106,112,150],"acceleration":[109],"effect":[110],"falls":[113],"off":[114],"influence":[117],"rises":[118],"up":[119],"25%":[121],"remains":[123],"larger":[125],"pictures.":[126],"System-level":[127],"estimation":[128],"shows":[129],"our":[131],"suggested":[132],"3D":[133],"architecture":[135],"reduce":[137],"rise":[139],"down":[140],"third":[143],"partially":[146],"able":[147],"adopt":[149],"functionality.":[151]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}