{"id":"https://openalex.org/W2161074283","doi":"https://doi.org/10.1109/hpcsim.2014.6903673","title":"Low-power vectorial VLIW architecture for maximum parallelism exploitation of dynamic programming algorithms","display_name":"Low-power vectorial VLIW architecture for maximum parallelism exploitation of dynamic programming algorithms","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2161074283","doi":"https://doi.org/10.1109/hpcsim.2014.6903673","mag":"2161074283"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2014.6903673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2014.6903673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067294823","display_name":"Miguel Tairum Cruz","orcid":"https://orcid.org/0000-0003-0606-602X"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Miguel Cruz","raw_affiliation_strings":["INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075054918","display_name":"Pedro Tom\u00e1s","orcid":"https://orcid.org/0000-0001-8083-4432"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro Tomas","raw_affiliation_strings":["INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015710714","display_name":"Nuno Roma","orcid":"https://orcid.org/0000-0003-2491-4977"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Roma","raw_affiliation_strings":["INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067294823"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16515877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12288","display_name":"Optimization and Search Problems","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8835396766662598},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7547361850738525},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6924691796302795},{"id":"https://openalex.org/keywords/parallelizable-manifold","display_name":"Parallelizable manifold","score":0.668431282043457},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6221094131469727},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5602829456329346},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5594809055328369},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48059579730033875},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.472549170255661},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.449025958776474},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4455903172492981},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4365798234939575},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.269279420375824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2669258713722229}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8835396766662598},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7547361850738525},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6924691796302795},{"id":"https://openalex.org/C148047603","wikidata":"https://www.wikidata.org/wiki/Q1014612","display_name":"Parallelizable manifold","level":2,"score":0.668431282043457},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6221094131469727},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5602829456329346},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5594809055328369},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48059579730033875},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.472549170255661},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.449025958776474},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4455903172492981},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4365798234939575},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.269279420375824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2669258713722229},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2014.6903673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2014.6903673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1543120298","https://openalex.org/W1991133427","https://openalex.org/W1991217739","https://openalex.org/W2009570821","https://openalex.org/W2015292449","https://openalex.org/W2015915218","https://openalex.org/W2018155599","https://openalex.org/W2029475416","https://openalex.org/W2055043387","https://openalex.org/W2068448872","https://openalex.org/W2074231493","https://openalex.org/W2083432626","https://openalex.org/W2087064593","https://openalex.org/W2102122585","https://openalex.org/W2113755305","https://openalex.org/W2120345843","https://openalex.org/W2132634714","https://openalex.org/W2132967231","https://openalex.org/W2133098231","https://openalex.org/W2138122982","https://openalex.org/W2144316495","https://openalex.org/W2146379626","https://openalex.org/W2147526198","https://openalex.org/W2151831732","https://openalex.org/W2168298551","https://openalex.org/W2187236549","https://openalex.org/W3145128584","https://openalex.org/W4247964656","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2145303974","https://openalex.org/W2972968888","https://openalex.org/W2611818882","https://openalex.org/W4250004442","https://openalex.org/W3104857564","https://openalex.org/W2703495671","https://openalex.org/W4312823681","https://openalex.org/W2950520577","https://openalex.org/W2081989262","https://openalex.org/W2169359484"],"abstract_inverted_index":{"Dynamic":[0],"Programming":[1],"algorithms":[2],"are":[3],"widely":[4],"used":[5,104],"in":[6,134],"many":[7,19],"areas,":[8],"to":[9,50,75,105],"divide":[10],"a":[11,51,71,111,118,123,144,161],"complex":[12],"problem":[13],"into":[14],"several":[15,76],"simpler":[16],"sub-problems,":[17],"with":[18,41,55],"dependencies.":[20],"Typical":[21],"approaches":[22],"explore":[23],"data":[24,63],"level":[25,66],"parallelism":[26],"by":[27,68],"relying":[28],"on":[29],"spacialized":[30],"vector":[31,78],"instructions.":[32],"However,":[33],"the":[34,42,107,139,152,156,169,172],"fully-parallelizable":[35],"scheme":[36],"is":[37],"often":[38],"not":[39],"compliant":[40],"memory":[43],"organization":[44],"of":[45,73,164],"general":[46],"purpose":[47],"processors,":[48],"leading":[49],"less":[52],"optimal":[53],"parallelism,":[54,67],"worse":[56],"performance.":[57],"The":[58],"proposed":[59,108,140],"architecture":[60,109,141],"exploits":[61],"both":[62],"and":[64,88,93,99,117,146,155,160,166,171],"instruction":[65],"statically":[69],"scheduling":[70],"bundle":[72],"instructions":[74],"different":[77],"execution":[79],"units.":[80],"This":[81],"achieves":[82],"better":[83,148],"performance":[84,162],"than":[85,151],"vector-only":[86],"architectures,":[87],"has":[89],"lower":[90,95],"hardware":[91],"requirements":[92],"thus":[94],"power":[96],"consumption.":[97],"Performance":[98],"energy":[100],"efficiency":[101,150],"metrics":[102],"were":[103],"benchmark":[106],"against":[110],"dual":[112],"issue,":[113],"out-of-order":[114],"ARM":[115,153,170],"Cortex-A9":[116,154],"dedicated":[119,157,173],"ASIP":[120],"architecture.":[121],"In":[122],"fair":[124],"comparison":[125],"where":[126],"all":[127],"processors":[128],"compute":[129],"16":[130],"dynamic":[131],"programming":[132],"cells":[133],"parallel,":[135],"results":[136],"show":[137],"that":[138],"can":[142],"achieve":[143],"3.24x":[145],"2.35x":[147],"performance-energy":[149],"ASIP,":[158,174],"respectively,":[159],"improvement":[163],"2.54x":[165],"5.01\u00d7":[167],"regarding":[168],"respectively.":[175]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}