{"id":"https://openalex.org/W1993477016","doi":"https://doi.org/10.1109/hpcsim.2013.6641448","title":"Robust conservative parallel HDL simulation on multi-core CPUs","display_name":"Robust conservative parallel HDL simulation on multi-core CPUs","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1993477016","doi":"https://doi.org/10.1109/hpcsim.2013.6641448","mag":"1993477016"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2013.6641448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100629699","display_name":"Lingfeng Wang","orcid":"https://orcid.org/0000-0003-1658-9860"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lingfeng Wang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100420416","display_name":"Hong Chen","orcid":"https://orcid.org/0000-0002-0943-2286"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hong Chen","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059155953","display_name":"Yangdong Deng","orcid":"https://orcid.org/0000-0002-8257-693X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangdong Steve Deng","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100629699"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.4109,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67920879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"413","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.850723385810852},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8328642249107361},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.7081613540649414},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.6978963613510132},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6797888875007629},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5213971734046936},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5195353627204895},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4611603915691376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38455861806869507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2605096101760864},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23625510931015015},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19887110590934753},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13429012894630432},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10029435157775879}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.850723385810852},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8328642249107361},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.7081613540649414},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.6978963613510132},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6797888875007629},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5213971734046936},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5195353627204895},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4611603915691376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38455861806869507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2605096101760864},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23625510931015015},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19887110590934753},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13429012894630432},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10029435157775879}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2013.6641448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1541510538","https://openalex.org/W2054261835","https://openalex.org/W2075943092","https://openalex.org/W2089867526","https://openalex.org/W2123990187","https://openalex.org/W2137693161","https://openalex.org/W2151250761","https://openalex.org/W6664117384"],"related_works":["https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2107517480","https://openalex.org/W4210326786","https://openalex.org/W4231001357","https://openalex.org/W2131024837","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W2117342402"],"abstract_inverted_index":{"Hardware":[0],"description":[1],"language":[2],"(HDL)":[3],"simulation":[4,30,55,94],"is":[5,17,36],"the":[6,85,90],"fundamental":[7],"means":[8],"of":[9,14,92],"IC":[10],"verification.":[11],"The":[12],"complexity":[13],"modern":[15],"VLSI":[16],"constantly":[18],"posing":[19],"serious":[20],"challenges":[21],"to":[22,71,83],"HDL":[23,29,35],"simulators.":[24],"We":[25,57],"developed":[26],"a":[27,39,52],"parallel":[28,43,54],"framework":[31],"in":[32],"which":[33,68],"Verilog":[34],"translated":[37],"into":[38],"multithreaded":[40],"program":[41],"for":[42],"execution":[44],"on":[45,78],"an":[46],"\u00d786":[47],"multi-core":[48],"processor":[49],"by":[50],"following":[51],"conservative":[53],"protocol.":[56],"identified":[58],"two":[59],"essential":[60],"problems,":[61],"deterministic":[62],"initialization":[63],"and":[64],"concurrent":[65],"memory":[66],"simulation,":[67],"are":[69,81],"critical":[70],"robust":[72],"logic":[73],"simulation.":[74],"Efficient":[75],"solutions":[76],"based":[77],"theoretic":[79],"analysis":[80],"proposed":[82],"address":[84],"problems.":[86],"Experimental":[87],"results":[88],"prove":[89],"effectiveness":[91],"our":[93],"framework.":[95]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}