{"id":"https://openalex.org/W1984449492","doi":"https://doi.org/10.1109/hpcsim.2013.6641445","title":"One-sided communication and synchronization for non-coherent memory-coupled cores","display_name":"One-sided communication and synchronization for non-coherent memory-coupled cores","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1984449492","doi":"https://doi.org/10.1109/hpcsim.2013.6641445","mag":"1984449492"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2013.6641445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing &amp; Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001901526","display_name":"Pablo Reble","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Pablo Reble","raw_affiliation_strings":["Chair for Operating Systems, RWTH Aachen University, Aachen, Germany","Dept. for Oper. Syst., RWTH Aachen Univ., Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Operating Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Dept. for Oper. Syst., RWTH Aachen Univ., Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006061846","display_name":"Carsten Clau\u00df","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Carsten Clauss","raw_affiliation_strings":["Chair for Operating Systems, RWTH Aachen University, Aachen, Germany","Dept. for Oper. Syst., RWTH Aachen Univ., Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Operating Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Dept. for Oper. Syst., RWTH Aachen Univ., Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050707009","display_name":"Stefan Lankes","orcid":"https://orcid.org/0000-0003-4718-2238"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Lankes","raw_affiliation_strings":["Chair for Operating Systems, RWTH Aachen University, Aachen, Germany","Dept. for Oper. Syst., RWTH Aachen Univ., Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Operating Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Dept. for Oper. Syst., RWTH Aachen Univ., Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001901526"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.633,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68251507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"390","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8317161798477173},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7137173414230347},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.7056416273117065},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6710593104362488},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6330913305282593},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.6239503026008606},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6068645715713501},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4926531910896301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4421078860759735},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.42315468192100525},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.42247626185417175},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4139374792575836},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39239072799682617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38696298003196716},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.37855154275894165},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3352936804294586},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.313228964805603},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20259878039360046},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.18533504009246826},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16422593593597412},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.14518988132476807},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.14294016361236572}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8317161798477173},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7137173414230347},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.7056416273117065},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6710593104362488},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6330913305282593},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.6239503026008606},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6068645715713501},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4926531910896301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4421078860759735},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.42315468192100525},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.42247626185417175},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4139374792575836},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39239072799682617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38696298003196716},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.37855154275894165},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3352936804294586},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.313228964805603},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20259878039360046},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.18533504009246826},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16422593593597412},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.14518988132476807},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.14294016361236572},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpcsim.2013.6641445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing &amp; Simulation (HPCS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:226752","is_oa":false,"landing_page_url":"http://publications.rwth-aachen.de/record/226752","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS) : 1 - 5 July 2013, Helsinki, Finland ; [including workshop papers] / in-cooperation with the ACM - Association for Computing Machinery; IEEE ... Ed.: Waleed W. Smari<br/>International Conference on High Performance Computing & Simulation 2013, HPCS 2013, Helsinki, Finland, 2013-06-01 - 2013-06-05","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1555654486","https://openalex.org/W1963637299","https://openalex.org/W2001738739","https://openalex.org/W2045466102","https://openalex.org/W2069278684","https://openalex.org/W2070125609","https://openalex.org/W2081612620","https://openalex.org/W2146100861","https://openalex.org/W2147275437","https://openalex.org/W2154458184","https://openalex.org/W2166071597","https://openalex.org/W2400726491","https://openalex.org/W2406332351","https://openalex.org/W6633576606","https://openalex.org/W6712859030","https://openalex.org/W6713832346"],"related_works":["https://openalex.org/W3216777841","https://openalex.org/W2135766592","https://openalex.org/W2764760984","https://openalex.org/W2339366892","https://openalex.org/W1797968800","https://openalex.org/W4291186713","https://openalex.org/W2538486118","https://openalex.org/W2953079396","https://openalex.org/W1965261831","https://openalex.org/W1495085183"],"abstract_inverted_index":{"The":[0,51],"trend":[1],"towards":[2],"the":[3,12,74,92],"integration":[4],"of":[5,53,59,76,96],"many":[6],"cores":[7],"per":[8],"chip":[9],"will":[10],"raise":[11],"demand":[13],"for":[14,81],"new":[15],"many-core":[16],"architectures":[17],"if":[18],"established":[19],"multi-core":[20],"techniques":[21],"such":[22],"as":[23,89],"hardware":[24],"implemented":[25],"cache-coherence":[26],"limit":[27],"scalability.":[28],"Parallel":[29],"applications":[30],"especially":[31],"with":[32,48,85,103],"dynamically":[33],"changing":[34],"access":[35,58],"pattern":[36],"can":[37],"benefit":[38],"from":[39],"software":[40],"supported":[41],"weaker":[42],"memory":[43,62,83,87],"consistency":[44],"models":[45,88],"in":[46],"combination":[47],"one-sided":[49,54,93],"communication.":[50],"realization":[52],"communication":[55,94],"through":[56],"direct":[57],"non-coherent":[60],"shared":[61,82],"requires":[63],"flush":[64],"operations":[65],"and":[66],"synchronization":[67,79],"points.":[68],"In":[69],"this":[70,101],"paper,":[71],"we":[72,99],"analyze":[73],"effect":[75],"low-overhead":[77],"hardware-supported":[78],"methods":[80],"windows":[84],"different":[86],"described":[90],"by":[91],"extensions":[95],"MPI-3.":[97],"Moreover,":[98],"compare":[100],"approach":[102],"common":[104],"message":[105],"passing":[106],"based":[107],"implementation.":[108]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}