{"id":"https://openalex.org/W2101208779","doi":"https://doi.org/10.1109/hpcsim.2013.6641435","title":"A cellular automata based design of self testable hardware for March C<sup>−</sup>","display_name":"A cellular automata based design of self testable hardware for March C<sup>−</sup>","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2101208779","doi":"https://doi.org/10.1109/hpcsim.2013.6641435","mag":"2101208779"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2013.6641435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048861609","display_name":"Mousumi Saha","orcid":"https://orcid.org/0000-0002-4432-6307"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mousumi Saha","raw_affiliation_strings":["Department of Computer Applications, National Institute of Technology, Durgapur, India","Dept. of Comput. Applic., Nat. Inst. Of Technol., Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Applications, National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]},{"raw_affiliation_string":"Dept. of Comput. Applic., Nat. Inst. Of Technol., Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Biplab K Sikdar","raw_affiliation_strings":["Department of Computer Science and Technology, Bengal Engineering and Science University, India","Dept. of Comput. Sci. & Technol., Bengal Eng. & Sci. Univ., Shibpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Bengal Engineering and Science University, India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Technol., Bengal Eng. & Sci. Univ., Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048861609"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71216856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7033913135528564},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.595879077911377},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5684822797775269},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5416240692138672},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5100429654121399},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.46428075432777405},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.45723044872283936},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.4441583752632141},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4306317865848541},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41806545853614807},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4158360958099365},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.41259974241256714},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40773269534111023},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38955992460250854},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2725657820701599},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.20777663588523865},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1472908854484558},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11477541923522949}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7033913135528564},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.595879077911377},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5684822797775269},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5416240692138672},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5100429654121399},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.46428075432777405},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.45723044872283936},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.4441583752632141},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4306317865848541},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41806545853614807},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4158360958099365},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.41259974241256714},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40773269534111023},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38955992460250854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2725657820701599},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.20777663588523865},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1472908854484558},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11477541923522949},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2013.6641435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.550000011920929,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W29127030","https://openalex.org/W289624287","https://openalex.org/W1581074884","https://openalex.org/W2022202167","https://openalex.org/W2090877534","https://openalex.org/W2097890209","https://openalex.org/W2103163420","https://openalex.org/W2131192688","https://openalex.org/W2145718684","https://openalex.org/W2158225608","https://openalex.org/W2162840145","https://openalex.org/W2989556549","https://openalex.org/W4205636972","https://openalex.org/W4236231374"],"related_works":["https://openalex.org/W2433923775","https://openalex.org/W4327926368","https://openalex.org/W3130092517","https://openalex.org/W3015923041","https://openalex.org/W2767807890","https://openalex.org/W2582197177","https://openalex.org/W2792968370","https://openalex.org/W2735358362","https://openalex.org/W127357700","https://openalex.org/W2724597727"],"abstract_inverted_index":{"The":[0,51,73,96],"March":[1,19,94],"tests":[2],"are":[3],"extensively":[4],"used":[5],"for":[6,63,104],"functional":[7],"test":[8,47,61,106,120,141],"of":[9,18,26,37,54,60,79,92,99,127,132],"SRAMs":[10],"and":[11],"DRAMs.":[12],"This":[13],"work":[14],"reports":[15],"hardware":[16],"realization":[17],"C":[20],"to":[21,44,143],"enable":[22],"high":[23],"speed":[24],"detection":[25],"faults":[27,110,148],"in":[28,71,113,118,138,149],"memories.":[29],"It":[30,122],"is":[31,68,136],"developed":[32],"around":[33],"a":[34,46,114,139],"special":[35],"class":[36],"cellular":[38],"automata":[39],"(CA)":[40],"with":[41],"the":[42,64,76,93,100,105,109,119,125,147],"target":[43],"achieve":[45],"structure":[48,53],"self":[49],"testable.":[50],"regular":[52,70],"CA":[55,74],"enables":[56],"low":[57],"cost":[58],"implementation":[59],"logic":[62],"memory":[65,80,115,133],"chip":[66],"that":[67,135],"inherently":[69],"structure.":[72],"memorizes":[75],"status":[77],"(faulty/non-faulty)":[78],"words":[81],"as":[82,84],"well":[83],"its":[85],"own":[86],"defects":[87],"during":[88],"read":[89],"(r0/r1)":[90],"operation":[91],"algorithm.":[95],"final":[97],"state":[98],"n-cell":[101],"CA,":[102],"employed":[103],"hardware,":[107],"indicates":[108],"(if":[111],"any)":[112],"word":[116],"or":[117],"logic.":[121],"effectively":[123],"reduces":[124],"overhead":[126],"bit":[128,130],"by":[129],"comparison":[131],"words,":[134],"required":[137],"conventional":[140],"structure,":[142],"take":[144],"decision":[145],"on":[146],"memory.":[150]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}