{"id":"https://openalex.org/W2048416686","doi":"https://doi.org/10.1109/hpcsim.2013.6641417","title":"GSNoC — The comprehensive design platform for 3-dimensional Networks-on-Chip based many core embedded systems","display_name":"GSNoC — The comprehensive design platform for 3-dimensional Networks-on-Chip based many core embedded systems","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2048416686","doi":"https://doi.org/10.1109/hpcsim.2013.6641417","mag":"2048416686"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2013.6641417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000716734","display_name":"Haoyuan Ying","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Haoyuan Ying","raw_affiliation_strings":["Integrated Electronic Systems Laboratory, Technical University of Darmstadt, Germany","Integrated Electron. Syst. Lab., Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Laboratory, Technical University of Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electron. Syst. Lab., Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046831535","display_name":"Thomas Hollstein","orcid":"https://orcid.org/0000-0002-0454-6479"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Thomas Hollstein","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn University of Technology, Tallinn , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Tallinn , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Laboratory, Technical University of Darmstadt, Germany","Integrated Electron. Syst. Lab., Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Laboratory, Technical University of Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electron. Syst. Lab., Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6409,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.90752213,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7377368211746216},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7329121232032776},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.658615231513977},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6307641863822937},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5965683460235596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5716687440872192},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5667736530303955},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4711255729198456},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4436792731285095},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4272107183933258}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7377368211746216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7329121232032776},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.658615231513977},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6307641863822937},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5965683460235596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5716687440872192},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5667736530303955},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4711255729198456},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4436792731285095},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4272107183933258},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2013.6641417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2013.6641417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W390323645","https://openalex.org/W1958097946","https://openalex.org/W1993167046","https://openalex.org/W2000400639","https://openalex.org/W2004795059","https://openalex.org/W2006918142","https://openalex.org/W2018078084","https://openalex.org/W2069756028","https://openalex.org/W2098982956","https://openalex.org/W2108029854","https://openalex.org/W2142386205","https://openalex.org/W2147657366","https://openalex.org/W2160642395","https://openalex.org/W4250661686","https://openalex.org/W4253262800","https://openalex.org/W6650378906","https://openalex.org/W6675907808"],"related_works":["https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755","https://openalex.org/W2132074508","https://openalex.org/W2119788505","https://openalex.org/W2059569687","https://openalex.org/W1998879896","https://openalex.org/W1576344679","https://openalex.org/W4256613086","https://openalex.org/W2362654847"],"abstract_inverted_index":{"As":[0],"the":[1,17,28,34,39,60,66,71,91,124,134],"embedded":[2],"system":[3,111],"design":[4,36,62,75,94,97,106],"focus":[5],"moving":[6],"from":[7],"computation-centric":[8],"to":[9,27,64],"communication-centric,":[10],"Networks-on-Chip":[11,80],"(NoCs)":[12],"have":[13,56,120],"been":[14,57,121],"selected":[15],"as":[16],"next":[18],"generation":[19],"interconnect":[20],"components":[21],"for":[22],"multi/many":[23],"core":[24],"systems":[25],"due":[26],"scalability":[29],"and":[30,49,101,113,133],"high":[31],"bandwidth.":[32],"However,":[33],"NoCs":[35,61,93,105],"has":[37],"reached":[38],"bottleneck":[40],"in":[41,85,123,131,140],"terms":[42],"of":[43],"power":[44],"consumption,":[45],"data":[46],"communication":[47,67],"latency":[48],"chip":[50,54],"area":[51],"nowadays.":[52],"3D":[53,92],"technologies":[55],"brought":[58],"into":[59],"field":[63],"reduce":[65],"cost":[68],"but":[69],"increase":[70],"performance.":[72],"A":[73],"comprehensive":[74,108],"platform":[76,128],"-":[77],"Generic":[78],"Scalable":[79],"(GSNoC)":[81],"will":[82],"be":[83],"demonstrated":[84],"this":[86],"paper,":[87],"which":[88],"can":[89],"handle":[90],"at":[95],"different":[96],"levels":[98],"(application,":[99],"architecture":[100],"circuit).":[102],"Application":[103],"generator,":[104],"framework,":[107],"cycle":[109],"accurate":[110],"simulator":[112],"an":[114],"user-friendly":[115],"Graphic":[116],"User":[117],"Interface":[118],"(GUI)":[119],"developed":[122],"platform.":[125],"The":[126],"entire":[127],"is":[129,138],"programmed":[130,139],"C++":[132],"hardware":[135],"simulation":[136],"part":[137],"SystemC.":[141]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}