{"id":"https://openalex.org/W2068829602","doi":"https://doi.org/10.1109/hpcsim.2012.6266938","title":"The Intel&amp;#x00AE; Many Integrated Core Architecture","display_name":"The Intel&amp;#x00AE; Many Integrated Core Architecture","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2068829602","doi":"https://doi.org/10.1109/hpcsim.2012.6266938","mag":"2068829602"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2012.6266938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2012.6266938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on High Performance Computing &amp; Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109346931","display_name":"Alejandro Dur\u00e1n","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"Alejandro Duran","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077020955","display_name":"Michael Klemm","orcid":"https://orcid.org/0000-0002-8634-4634"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Michael Klemm","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109346931"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":8.1216,"has_fulltext":false,"cited_by_count":88,"citation_normalized_percentile":{"value":0.98013865,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"365","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7806706428527832},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.6121634244918823},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6084815859794617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.492601215839386},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.4806169867515564},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4728182554244995},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4688229262828827},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.432583212852478},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42214077711105347},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41922715306282043}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7806706428527832},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6121634244918823},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6084815859794617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.492601215839386},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.4806169867515564},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4728182554244995},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4688229262828827},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.432583212852478},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42214077711105347},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41922715306282043},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2012.6266938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2012.6266938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on High Performance Computing &amp; Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4000000059604645,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2384867379","https://openalex.org/W32529763","https://openalex.org/W2106561276","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W4401155055","https://openalex.org/W2165099691","https://openalex.org/W2591741338","https://openalex.org/W2099064976"],"abstract_inverted_index":{"In":[0,55,95],"recent":[1],"years,":[2],"an":[3],"observable":[4],"trend":[5],"in":[6,92],"High":[7],"Performance":[8],"Computing":[9],"(HPC)":[10],"architectures":[11],"has":[12],"been":[13],"the":[14,28,40,61,73,80,87,104],"inclusion":[15],"of":[16,30,75,89,103,119],"accelerators,":[17],"such":[18,76],"as":[19],"GPUs":[20],"and":[21,108,117],"field":[22],"programmable":[23],"arrays":[24],"(FPGAs),":[25],"to":[26,35],"improve":[27],"performance":[29],"scientific":[31],"applications.":[32],"To":[33],"rise":[34],"this":[36,96,122],"challenge":[37],"Intel":[38,41,62,105],"announced":[39],"<sup":[42,50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[43,51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[44,52],"Many":[45],"Integrated":[46],"Core":[47],"Architecture":[48,64,107],"(Intel":[49],"MIC":[53,63,106],"Architecture).":[54],"contrast":[56],"with":[57],"other":[58],"accelerated":[59],"platforms,":[60],"is":[65,86],"a":[66],"general":[67],"purpose,":[68],"manycore":[69],"coprocessor":[70],"that":[71,85],"improves":[72],"programmability":[74],"devices":[77],"by":[78],"supporting":[79],"well-known":[81],"shared-memory":[82],"execution":[83],"model":[84],"base":[88],"most":[90],"nodes":[91],"HPC":[93],"machines.":[94],"presentation,":[97],"we":[98,109],"will":[99,110],"introduce":[100],"key":[101],"properties":[102],"also":[111],"cover":[112],"programming":[113],"models":[114],"for":[115],"parallelization":[116],"vectorization":[118],"applications":[120],"targeting":[121],"architecture.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":20},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}