{"id":"https://openalex.org/W2019683599","doi":"https://doi.org/10.1109/hpcsim.2012.6266928","title":"A scalability study of interconnect architectures for System-on-Chip","display_name":"A scalability study of interconnect architectures for System-on-Chip","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2019683599","doi":"https://doi.org/10.1109/hpcsim.2012.6266928","mag":"2019683599"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2012.6266928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2012.6266928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011278774","display_name":"Suboh A. Suboh","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suboh A. Suboh","raw_affiliation_strings":["George Washington University, Washington DC, DC, USA","The George Washington University Washington, DC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"George Washington University, Washington DC, DC, USA","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"The George Washington University Washington, DC","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077589337","display_name":"Vikram K. Narayana","orcid":"https://orcid.org/0000-0002-3878-0634"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram K. Narayana","raw_affiliation_strings":["George Washington University, Washington DC, DC, USA","The George Washington University Washington, DC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"George Washington University, Washington DC, DC, USA","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"The George Washington University Washington, DC","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055899235","display_name":"Mohamed Bakhouya","orcid":"https://orcid.org/0000-0001-8558-5471"},"institutions":[{"id":"https://openalex.org/I9927081","display_name":"Aalto University","ror":"https://ror.org/020hwjq30","country_code":"FI","type":"education","lineage":["https://openalex.org/I9927081"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Mohamed Bakhouya","raw_affiliation_strings":["Aalto University, Helsinki, Finland","Aalto University, 00076 Aalto, Helsinki, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aalto University, Helsinki, Finland","institution_ids":["https://openalex.org/I9927081"]},{"raw_affiliation_string":"Aalto University, 00076 Aalto, Helsinki, Finland","institution_ids":["https://openalex.org/I9927081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110271535","display_name":"Tarek El\u2010Ghazawi","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek El-Ghazawi","raw_affiliation_strings":["George Washington University, Washington DC, DC, USA","The George Washington University Washington, DC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"George Washington University, Washington DC, DC, USA","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"The George Washington University Washington, DC","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11985372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"55","issue":null,"first_page":"300","last_page":"306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8991571664810181},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.8320825099945068},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7906457185745239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7550135850906372},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6071580648422241},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5845041871070862},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.526150643825531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5040839910507202},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.49628883600234985},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4427383840084076},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.423686683177948},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3860475718975067},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34656333923339844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16605126857757568},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07980886101722717}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8991571664810181},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.8320825099945068},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7906457185745239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7550135850906372},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6071580648422241},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5845041871070862},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.526150643825531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5040839910507202},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.49628883600234985},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4427383840084076},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.423686683177948},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3860475718975067},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34656333923339844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16605126857757568},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07980886101722717},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2012.6266928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2012.6266928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1535637329","https://openalex.org/W1593266071","https://openalex.org/W1772790288","https://openalex.org/W1981787874","https://openalex.org/W2005262951","https://openalex.org/W2011403724","https://openalex.org/W2024057172","https://openalex.org/W2032915955","https://openalex.org/W2039402314","https://openalex.org/W2088512458","https://openalex.org/W2089637045","https://openalex.org/W2098156582","https://openalex.org/W2101381471","https://openalex.org/W2105614165","https://openalex.org/W2111553220","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2135711111","https://openalex.org/W2144357574","https://openalex.org/W2146258657","https://openalex.org/W2149193475","https://openalex.org/W2152530860","https://openalex.org/W2540500304","https://openalex.org/W4245203543","https://openalex.org/W4253662276","https://openalex.org/W6637992294","https://openalex.org/W6651698234"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2161995522","https://openalex.org/W2135981148","https://openalex.org/W2171872191","https://openalex.org/W2129678152"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"architectures":[2],"were":[3],"proposed":[4],"to":[5,26,88],"solve":[6],"scalability":[7,91],"issues":[8],"experienced":[9],"in":[10,24],"bus-based":[11],"SoCs.":[12],"They":[13],"incorporate":[14],"a":[15,28,75,86],"communication":[16],"infrastructure":[17],"defined":[18],"by":[19],"topology,":[20],"routers":[21],"and":[22,30,72,99],"switches,":[23],"order":[25],"provide":[27],"scalable":[29,120],"high":[31],"performance":[32],"network":[33,55],"for":[34,57,78,107,116],"the":[35,40,53,58,90,111,118],"SoC":[36],"resources":[37],"while":[38],"satisfying":[39],"constraints":[41],"of":[42,47,62,92,113],"embedded":[43],"platforms.":[44],"The":[45],"choice":[46],"appropriate":[48],"NoC":[49],"topology":[50],"depends":[51],"on":[52,65],"desired":[54],"size":[56],"required":[59],"performance.":[60],"Simulation":[61,103],"NoCs":[63],"based":[64],"real":[66],"application":[67],"traffic":[68],"is":[69,101],"time":[70],"consuming,":[71],"therefore":[73],"not":[74],"feasible":[76],"approach":[77,115],"rapid":[79],"design":[80],"space":[81],"exploration.":[82],"In":[83],"this":[84],"paper,":[85],"methodology":[87],"study":[89],"three":[93],"on-chip":[94,121],"interconnect":[95,122],"architectures,":[96],"WK-recursive,":[97],"Mesh":[98],"Spidergon,":[100],"presented.":[102],"results":[104],"are":[105],"presented":[106],"different":[108],"cases,":[109],"demonstrating":[110],"potential":[112],"our":[114],"selecting":[117],"most":[119],"architecture.":[123]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}