{"id":"https://openalex.org/W1993167046","doi":"https://doi.org/10.1109/hpcsim.2012.6266923","title":"Deadlock-free routing algorithms for 3-dimension Networks-on-Chip with reduced vertical channel density topologies","display_name":"Deadlock-free routing algorithms for 3-dimension Networks-on-Chip with reduced vertical channel density topologies","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W1993167046","doi":"https://doi.org/10.1109/hpcsim.2012.6266923","mag":"1993167046"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2012.6266923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2012.6266923","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000716734","display_name":"Haoyuan Ying","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Haoyuan Ying","raw_affiliation_strings":["Integrated Electronic Systems Laboratory, Darmstadt University of Technology, Darmstadt, Germany","Integrated Electronic Systems Lab, Darmstadt University of Technology, Merckstrasse 25, 64823, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Laboratory, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt University of Technology, Merckstrasse 25, 64823, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107927422","display_name":"Ashok Jaiswal","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ashok Jaiswal","raw_affiliation_strings":["Integrated Electronic Systems Laboratory, Darmstadt University of Technology, Darmstadt, Germany","Integrated Electronic Systems Lab, Darmstadt University of Technology, Merckstrasse 25, 64823, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Laboratory, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt University of Technology, Merckstrasse 25, 64823, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Laboratory, Darmstadt University of Technology, Darmstadt, Germany","Integrated Electronic Systems Lab, Darmstadt University of Technology, Merckstrasse 25, 64823, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Laboratory, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt University of Technology, Merckstrasse 25, 64823, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000716734"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":2.1276,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.8728817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6996078491210938},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6630121469497681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6562067866325378},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6044278740882874},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.565490186214447},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5100570321083069},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.48998966813087463},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.48704054951667786},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.48589009046554565},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46035999059677124},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44580426812171936},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4440745413303375},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.42716825008392334},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4230094254016876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41437551379203796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37330740690231323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21288728713989258},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2010888159275055},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13421308994293213}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6996078491210938},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6630121469497681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6562067866325378},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6044278740882874},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.565490186214447},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5100570321083069},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.48998966813087463},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.48704054951667786},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.48589009046554565},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46035999059677124},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44580426812171936},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4440745413303375},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.42716825008392334},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4230094254016876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41437551379203796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37330740690231323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21288728713989258},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2010888159275055},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13421308994293213},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpcsim.2012.6266923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2012.6266923","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:124830","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/124830/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzver\u00f6ffentlichung"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W390323645","https://openalex.org/W1958097946","https://openalex.org/W1985050506","https://openalex.org/W2065287597","https://openalex.org/W2069756028","https://openalex.org/W2099781199","https://openalex.org/W2108943417","https://openalex.org/W2115678927","https://openalex.org/W2116129931","https://openalex.org/W2124232947","https://openalex.org/W2126157369","https://openalex.org/W2127545620","https://openalex.org/W2132321891","https://openalex.org/W2143335496","https://openalex.org/W2147580094","https://openalex.org/W2148904786","https://openalex.org/W2160065915","https://openalex.org/W2160642395","https://openalex.org/W2161642954","https://openalex.org/W2167391255","https://openalex.org/W2326925462","https://openalex.org/W2490204561","https://openalex.org/W2539630770","https://openalex.org/W3023876827","https://openalex.org/W3146108645","https://openalex.org/W3150848691","https://openalex.org/W3169463464","https://openalex.org/W4242948965","https://openalex.org/W4250661686","https://openalex.org/W4252774789","https://openalex.org/W4255435342","https://openalex.org/W4285719527","https://openalex.org/W6701627576"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2033923590","https://openalex.org/W2089377260","https://openalex.org/W2376124569","https://openalex.org/W2372348522","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755","https://openalex.org/W2535331497"],"abstract_inverted_index":{"3D":[0,59,69],"ICs":[1],"have":[2],"emerged":[3],"as":[4,51],"promising":[5],"solution":[6],"for":[7,70,97,121,166],"scalability,":[8],"power":[9],"consumption":[10],"and":[11,38,82,112,132,150,154],"performance":[12,108],"demands":[13],"of":[14,27,31,64,85,109,117,143],"next":[15],"generation":[16],"Systems-on-Chip":[17],"(SoCs).":[18],"Along":[19],"with":[20,76],"the":[21,83,107,110,115,134,138,163,167],"advantages,":[22],"it":[23],"also":[24,55],"imposes":[25],"lots":[26],"challenges":[28],"in":[29,47,78,125,141],"terms":[30],"cost,":[32],"technological":[33],"reliability,":[34],"power,":[35,80],"thermal":[36],"budget":[37],"so":[39],"forth.":[40],"Networks-on-chip":[41],"(NoCs),":[42],"which":[43,104,127],"is":[44,54],"thoroughly":[45],"investigated":[46],"2D":[48,67],"SoC":[49],"design":[50],"scalable":[52],"interconnects,":[53],"well":[56],"relevant":[57],"to":[58,68],"IC":[60],"Design.":[61],"The":[62,119],"cost":[63],"moving":[65],"from":[66],"any":[71],"application":[72],"should":[73],"be":[74],"justified":[75],"improvements":[77],"performance,":[79],"latency":[81],"utilization":[84,116],"Through-Silicon-Via":[86],"(TSV).":[87],"In":[88],"this":[89],"paper,":[90],"we":[91],"present":[92],"two":[93],"generalized":[94],"routing":[95],"algorithms":[96],"different":[98],"reduced":[99],"vertical":[100,158],"channel":[101,159],"density":[102,160],"topologies,":[103],"can":[105,128],"maintain":[106,133],"NoC":[111],"critically":[113],"improve":[114],"TSV.":[118],"experiments":[120],"simulation":[122],"were":[123],"done":[124],"SystemC-RTL":[126],"achieve":[129],"more":[130],"flexibility":[131],"cycle":[135],"accuracy.":[136],"From":[137],"experimental":[139],"results":[140],"aspects":[142],"execution":[144],"time,":[145],"average":[146],"throughput,":[147],"system":[148],"interconnect":[149],"TSV":[151,155],"energy":[152],"consumption,":[153],"utilization,":[156],"50%":[157],"topologies":[161],"achieved":[162],"best":[164],"trade-off":[165],"given":[168],"constrains.":[169]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}