{"id":"https://openalex.org/W2160596123","doi":"https://doi.org/10.1109/hpcsim.2011.5999872","title":"TMPL: A hardware transactional memory product line","display_name":"TMPL: A hardware transactional memory product line","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2160596123","doi":"https://doi.org/10.1109/hpcsim.2011.5999872","mag":"2160596123"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2011.5999872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2011.5999872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053507788","display_name":"Matthias Meier","orcid":"https://orcid.org/0000-0001-9455-4538"},"institutions":[{"id":"https://openalex.org/I200332995","display_name":"TU Dortmund University","ror":"https://ror.org/01k97gp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200332995"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Matthias Meier","raw_affiliation_strings":["Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany","institution_ids":["https://openalex.org/I200332995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018889844","display_name":"David Austin","orcid":"https://orcid.org/0000-0002-8474-0246"},"institutions":[{"id":"https://openalex.org/I200332995","display_name":"TU Dortmund University","ror":"https://ror.org/01k97gp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200332995"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"David Austin","raw_affiliation_strings":["Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany","institution_ids":["https://openalex.org/I200332995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015386022","display_name":"Horst Schirmeier","orcid":"https://orcid.org/0000-0002-1427-9343"},"institutions":[{"id":"https://openalex.org/I200332995","display_name":"TU Dortmund University","ror":"https://ror.org/01k97gp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200332995"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Horst Schirmeier","raw_affiliation_strings":["Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany","institution_ids":["https://openalex.org/I200332995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064795460","display_name":"Olaf Spinczyk","orcid":"https://orcid.org/0000-0001-9469-2367"},"institutions":[{"id":"https://openalex.org/I200332995","display_name":"TU Dortmund University","ror":"https://ror.org/01k97gp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200332995"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Olaf Spinczyk","raw_affiliation_strings":["Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded System Software-Computer Science 12, Technische Universit\u00e4t Dortmund, Dortmund, Germany","institution_ids":["https://openalex.org/I200332995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053507788"],"corresponding_institution_ids":["https://openalex.org/I200332995"],"apc_list":null,"apc_paid":null,"fwci":0.3501,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6592328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":null,"first_page":"539","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13471","display_name":"Cognitive Functions and Memory","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/3205","display_name":"Experimental and Cognitive Psychology"},"field":{"id":"https://openalex.org/fields/32","display_name":"Psychology"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.9253504872322083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8294005393981934},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5767940878868103},{"id":"https://openalex.org/keywords/transactional-leadership","display_name":"Transactional leadership","score":0.5130540132522583},{"id":"https://openalex.org/keywords/software-versioning","display_name":"Software versioning","score":0.4833759665489197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47128596901893616},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.46417710185050964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4334322214126587},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4331781268119812},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.432426393032074},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.4112863540649414},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3950468897819519},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35435301065444946},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.34966808557510376},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2621784806251526},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16670626401901245},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1520722210407257},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10456433892250061}],"concepts":[{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.9253504872322083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8294005393981934},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5767940878868103},{"id":"https://openalex.org/C68489960","wikidata":"https://www.wikidata.org/wiki/Q2370659","display_name":"Transactional leadership","level":2,"score":0.5130540132522583},{"id":"https://openalex.org/C198140048","wikidata":"https://www.wikidata.org/wiki/Q10859422","display_name":"Software versioning","level":3,"score":0.4833759665489197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47128596901893616},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.46417710185050964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4334322214126587},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4331781268119812},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.432426393032074},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.4112863540649414},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3950468897819519},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35435301065444946},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.34966808557510376},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2621784806251526},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16670626401901245},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1520722210407257},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10456433892250061},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C77805123","wikidata":"https://www.wikidata.org/wiki/Q161272","display_name":"Social psychology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2011.5999872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2011.5999872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Partnerships for the goals","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W118744253","https://openalex.org/W1500250067","https://openalex.org/W1986913310","https://openalex.org/W2061188221","https://openalex.org/W2099213660","https://openalex.org/W2099537990","https://openalex.org/W2100766117","https://openalex.org/W2107150212","https://openalex.org/W2113751407","https://openalex.org/W2119543864","https://openalex.org/W2124738957","https://openalex.org/W2129990308","https://openalex.org/W2130074753","https://openalex.org/W2149473197","https://openalex.org/W2163654949","https://openalex.org/W2245412218","https://openalex.org/W2477378326","https://openalex.org/W2544394303","https://openalex.org/W2769656678","https://openalex.org/W2955325419","https://openalex.org/W3149505615","https://openalex.org/W3152703111","https://openalex.org/W4205283737","https://openalex.org/W4234703016","https://openalex.org/W4240678687","https://openalex.org/W4244083566","https://openalex.org/W6604863406","https://openalex.org/W6669592144","https://openalex.org/W6676226562"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W4252722439","https://openalex.org/W924353067","https://openalex.org/W2152491655","https://openalex.org/W2992926879","https://openalex.org/W2130223300","https://openalex.org/W8691679","https://openalex.org/W2039853491","https://openalex.org/W3010421322"],"abstract_inverted_index":{"Transactional":[0],"memory":[1,29,52,67,90],"is":[2,46,61,119],"regarded":[3],"as":[4],"a":[5,21,62,92,105,123],"very":[6],"promising":[7],"technology":[8],"to":[9],"deal":[10],"with":[11,91,112],"concurrency":[12],"control":[13],"in":[14],"future":[15],"multicore":[16],"and":[17,26,34,102,115,138],"manycore":[18],"systems.":[19,80],"While":[20],"lot":[22],"of":[23,50,65,78,85,88,95,143],"software,":[24],"hardware,":[25],"hybrid":[27],"transactional":[28,51,66,89],"implementations":[30,68],"have":[31],"been":[32,41],"proposed":[33],"analyzed,":[35],"the":[36,48,56,76,83,130],"silver":[37],"bullet":[38],"still":[39],"hasn't":[40],"found.":[42],"The":[43],"main":[44],"reason":[45],"that":[47,118],"performance":[49],"significantly":[53],"depends":[54],"on":[55],"actual":[57],"application":[58],"scenario.":[59],"TMPL":[60],"product":[63,132],"line":[64,133],"for":[69,97,122],"configurable":[70],"hardware":[71],"platforms,":[72],"mainly":[73],"aimed":[74],"at":[75],"domain":[77],"embedded":[79],"It":[81],"facilitates":[82],"derivation":[84],"various":[86],"kinds":[87],"large":[93],"variety":[94],"strategies":[96,114],"conflict":[98,100],"detection,":[99],"resolution,":[101],"versioning,":[103],"from":[104],"common":[106],"platform.":[107],"Thereby,":[108],"developers":[109],"can":[110],"experiment":[111],"different":[113],"select":[116],"one":[117],"most":[120],"efficient":[121],"given":[124],"workload":[125],"profile.":[126],"This":[127],"paper":[128],"presents":[129],"underlying":[131],"development":[134],"process,":[135],"TMPL's":[136],"structure,":[137],"an":[139],"early":[140],"quantitative":[141],"evaluation":[142],"our":[144],"FPGA-based":[145],"implementation.":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}