{"id":"https://openalex.org/W3084591118","doi":"https://doi.org/10.1109/hpcs48598.2019.9188179","title":"Evaluating the Memory Architecture of Next-Generation FPGA-SoCs for HPC","display_name":"Evaluating the Memory Architecture of Next-Generation FPGA-SoCs for HPC","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W3084591118","doi":"https://doi.org/10.1109/hpcs48598.2019.9188179","mag":"3084591118"},"language":"en","primary_location":{"id":"doi:10.1109/hpcs48598.2019.9188179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs48598.2019.9188179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019796144","display_name":"Matthias Goebel","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Matthias Goebel","raw_affiliation_strings":["Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073527966","display_name":"Kai Norman Clasen","orcid":"https://orcid.org/0000-0002-2554-3816"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kai Norman Clasen","raw_affiliation_strings":["Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013488490","display_name":"Robert Drehmel","orcid":"https://orcid.org/0000-0002-8205-5202"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Drehmel","raw_affiliation_strings":["Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112321355","display_name":"Ben Juurlink","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ben Juurlink","raw_affiliation_strings":["Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Architecture, Technische Universitaet Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019796144"],"corresponding_institution_ids":["https://openalex.org/I4577782"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55426559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7140226364135742},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6971401572227478},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6825292706489563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6817900538444519},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5854916572570801},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4286285638809204},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41724181175231934},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30319944024086},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.28276389837265015}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7140226364135742},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6971401572227478},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6825292706489563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6817900538444519},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5854916572570801},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4286285638809204},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41724181175231934},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30319944024086},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.28276389837265015},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcs48598.2019.9188179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs48598.2019.9188179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W594283781","https://openalex.org/W1950773167","https://openalex.org/W1968712517","https://openalex.org/W1996049317","https://openalex.org/W1997120597","https://openalex.org/W2076089313","https://openalex.org/W2122862680","https://openalex.org/W2125746594","https://openalex.org/W2128827681","https://openalex.org/W2242766172","https://openalex.org/W2405102949","https://openalex.org/W2463854057","https://openalex.org/W2600111359","https://openalex.org/W2972684831","https://openalex.org/W3040294928","https://openalex.org/W6768283603"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1591576069","https://openalex.org/W2001585562","https://openalex.org/W2143690511","https://openalex.org/W4205541923","https://openalex.org/W2154560316","https://openalex.org/W4247828132"],"abstract_inverted_index":{"FPGA-SoCs":[0,61],"that":[1,119],"consist":[2],"of":[3,60,84,110],"general-purpose":[4],"CPUs":[5],"and":[6,26,69,101,108,149,158,162],"FPGA-like":[7],"programmable":[8],"logic":[9],"are":[10,114],"promising":[11],"platforms":[12],"for":[13,44,73,98,131,170],"accelerating":[14],"countless":[15],"applications":[16],"from":[17,34],"many":[18,45],"application":[19,46],"domains,":[20],"such":[21],"as":[22],"high-performance":[23],"computing":[24],"(HPC)":[25],"deep":[27],"learning.":[28],"Last":[29],"generation":[30,59],"FPGA-SoCs,":[31],"however,":[32],"suffer":[33],"a":[35,85],"severe":[36],"memory":[37,67,76,82,96,112,123],"bandwidth":[38,68,97,124,130,169],"bottleneck,":[39],"thereby":[40],"limiting":[41],"their":[42,171],"deployability":[43],"domains.":[47],"FPGA":[48,148],"vendors":[49],"have":[50],"reacted":[51],"to":[52,89,166],"this":[53],"issue":[54],"when":[55],"developing":[56],"the":[57,64,81,120,129,137],"next":[58],"by":[62],"increasing":[63],"achievable":[65,95,121],"overall":[66,122],"adding":[70],"improved":[71],"support":[72,140],"cache":[74,138],"coherent":[75],"accesses.":[77],"We":[78],"thoroughly":[79],"evaluated":[80],"architecture":[83],"representative":[86],"next-generation":[87],"FPGA-SoC":[88],"independently":[90],"verify":[91],"these":[92],"claims.":[93],"The":[94],"various":[99],"configurations":[100],"access":[102],"patterns":[103],"is":[104,125],"presented,":[105],"while":[106],"strengths":[107],"weaknesses":[109],"different":[111],"interfaces":[113],"discussed.":[115],"Our":[116],"results":[117],"show":[118],"at":[126],"least":[127],"4\u00d7":[128],"previous":[132],"FPGA-SoCs.":[133],"Even":[134],"more":[135],"important,":[136],"coherency":[139],"has":[141],"significantly":[142],"improved,":[143],"easing":[144],"shared-memory-based":[145],"communication":[146],"between":[147],"CPU.":[150],"Based":[151],"on":[152,164],"our":[153],"evaluation,":[154],"we":[155],"provide":[156],"researchers":[157],"developers":[159],"with":[160],"advice":[161],"insights":[163],"how":[165],"achieve":[167],"maximum":[168],"specific":[172],"application.":[173]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}