{"id":"https://openalex.org/W3083871806","doi":"https://doi.org/10.1109/hpcs48598.2019.9188052","title":"Design Space Exploration of Embedded Applications on Heterogeneous CPU-GPU Platforms","display_name":"Design Space Exploration of Embedded Applications on Heterogeneous CPU-GPU Platforms","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W3083871806","doi":"https://doi.org/10.1109/hpcs48598.2019.9188052","mag":"3083871806"},"language":"en","primary_location":{"id":"doi:10.1109/hpcs48598.2019.9188052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs48598.2019.9188052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035226806","display_name":"Abdullah Siddiqui","orcid":"https://orcid.org/0009-0000-6085-8461"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Abdullah Siddiqui","raw_affiliation_strings":["Electrical, Computer and Biomedical Engineering, Ryerson University, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical, Computer and Biomedical Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030236479","display_name":"Gul N. Khan","orcid":"https://orcid.org/0000-0003-3169-5952"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gul N. Khan","raw_affiliation_strings":["Electrical, Computer and Biomedical Engineering, Ryerson University, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical, Computer and Biomedical Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035226806"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.25645708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"30","issue":null,"first_page":"620","last_page":"627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.866297721862793},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.7010469436645508},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6413984298706055},{"id":"https://openalex.org/keywords/cpu-shielding","display_name":"CPU shielding","score":0.6149717569351196},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5862061977386475},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.48331522941589355},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.44656118750572205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26273617148399353},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13398519158363342}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.866297721862793},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.7010469436645508},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6413984298706055},{"id":"https://openalex.org/C180613757","wikidata":"https://www.wikidata.org/wiki/Q5013757","display_name":"CPU shielding","level":3,"score":0.6149717569351196},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5862061977386475},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.48331522941589355},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.44656118750572205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26273617148399353},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13398519158363342},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcs48598.2019.9188052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs48598.2019.9188052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W74161738","https://openalex.org/W1583432580","https://openalex.org/W1982838493","https://openalex.org/W1989292059","https://openalex.org/W1990387811","https://openalex.org/W2024052005","https://openalex.org/W2048207346","https://openalex.org/W2090066236","https://openalex.org/W2128032394","https://openalex.org/W2154991996","https://openalex.org/W2157588844","https://openalex.org/W2181136008","https://openalex.org/W2252407561","https://openalex.org/W2418746515","https://openalex.org/W2717666744","https://openalex.org/W6603054929"],"related_works":["https://openalex.org/W2387982802","https://openalex.org/W1896942098","https://openalex.org/W1991061790","https://openalex.org/W2088078730","https://openalex.org/W2400763249","https://openalex.org/W1482063109","https://openalex.org/W2350289853","https://openalex.org/W2391126280","https://openalex.org/W2330590072","https://openalex.org/W2001170981"],"abstract_inverted_index":{"CPU-GPU":[0,19,87,105,134],"platforms":[1],"possess":[2],"the":[3,7,24,54,65,71,92,109,113],"potential":[4],"of":[5,9,17,56,78,117],"enhancing":[6],"performance":[8],"applications":[10,34,57,131],"through":[11],"some":[12],"unique":[13],"and":[14,61,74,84,125,129],"diverse":[15],"capabilities":[16],"both":[18],"devices.":[20],"As":[21],"a":[22,49,59,98,104,133],"result,":[23],"methodologies":[25],"for":[26,32,52,103],"CPU/GPU":[27],"system":[28],"design":[29],"space":[30],"exploration":[31],"various":[33],"are":[35],"now":[36],"considerably":[37],"more":[38],"challenging":[39],"on":[40,132],"these":[41],"heterogeneous":[42],"platforms.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"present":[48],"heuristic":[50],"algorithm":[51,90],"partitioning":[53,124],"computation":[55],"between":[58],"CPU":[60],"GPU,":[62],"while":[63],"satisfying":[64],"user-defined":[66],"constraints.":[67],"Our":[68],"methodology":[69,119],"leverages":[70],"SIMD-related":[72],"computing":[73],"hierarchical":[75],"memory":[76],"model":[77],"GPUs":[79],"to":[80,86,107],"optimize":[81],"application":[82],"mapping":[83],"allocation":[85],"systems.":[88],"The":[89,115],"partitions":[91],"application,":[93],"which":[94],"is":[95,120],"specified":[96,111],"as":[97],"Directed":[99],"Acyclic":[100],"Graph":[101],"(DAG),":[102],"platform":[106],"meet":[108],"objectives":[110],"by":[112,122],"user.":[114],"effectiveness":[116],"our":[118],"demonstrated":[121],"efficiently":[123],"executing":[126],"MJPEG":[127],"decoder":[128],"benchmark":[130],"system.":[135]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}