{"id":"https://openalex.org/W2012153938","doi":"https://doi.org/10.1109/hpcs.2010.5547132","title":"The MANy JAva Core processor (MANJAC)","display_name":"The MANy JAva Core processor (MANJAC)","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2012153938","doi":"https://doi.org/10.1109/hpcs.2010.5547132","mag":"2012153938"},"language":"en","primary_location":{"id":"doi:10.1109/hpcs.2010.5547132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs.2010.5547132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060505974","display_name":"S. Uhrig","orcid":"https://orcid.org/0000-0003-3957-8187"},"institutions":[{"id":"https://openalex.org/I179225836","display_name":"University of Augsburg","ror":"https://ror.org/03p14d497","country_code":"DE","type":"education","lineage":["https://openalex.org/I179225836"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"S Uhrig","raw_affiliation_strings":["University of Augsburg, Augsburg, Germany","University of Augsburg , Germany"],"affiliations":[{"raw_affiliation_string":"University of Augsburg, Augsburg, Germany","institution_ids":["https://openalex.org/I179225836"]},{"raw_affiliation_string":"University of Augsburg , Germany","institution_ids":["https://openalex.org/I179225836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5060505974"],"corresponding_institution_ids":["https://openalex.org/I179225836"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09068131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50 5","issue":null,"first_page":"188","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8133543729782104},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5871707201004028},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5807535648345947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.511776864528656},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5037729144096375},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.500455379486084},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46530964970588684},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4508993327617645},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4334399402141571},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4122130870819092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34358668327331543},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28514349460601807},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08648264408111572}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8133543729782104},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5871707201004028},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5807535648345947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.511776864528656},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5037729144096375},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.500455379486084},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46530964970588684},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4508993327617645},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4334399402141571},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4122130870819092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34358668327331543},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28514349460601807},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08648264408111572},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcs.2010.5547132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs.2010.5547132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1983899098"],"related_works":["https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W2033778626","https://openalex.org/W3125341812","https://openalex.org/W1991674760","https://openalex.org/W1668171714","https://openalex.org/W4393141157","https://openalex.org/W2135392303","https://openalex.org/W2109260609","https://openalex.org/W4401998835"],"abstract_inverted_index":{"The":[0,75,161,172,236],"increasing":[1],"number":[2],"of":[3,85,104,229,239,277],"processor":[4,16,105,278],"cores":[5,106,190],"on":[6,52,264],"a":[7,61,96,109,130,176,265],"single":[8],"die":[9],"raises":[10],"new":[11],"questions":[12,29],"concerning":[13],"among":[14],"others":[15],"architecture,":[17],"task":[18,48],"scheduling,":[19],"interconnection":[20,54],"network,":[21],"routing,":[22],"and":[23,56,157],"reliability.":[24],"Unfortunately,":[25],"answers":[26],"to":[27,40,63,90,112,198,203,216,219,246],"these":[28,35,66],"cannot":[30],"be":[31,73,165,272],"found":[32],"isolated":[33],"because":[34],"topics":[36],"are":[37,196],"highly":[38],"related":[39],"each":[41,142,212],"other.":[42],"For":[43],"example,":[44],"finding":[45],"an":[46,117,126,145,226],"optimal":[47],"scheduling":[49],"depends":[50],"strongly":[51],"the":[53,57,83,199,204,260,268],"network":[55,162],"routing":[58],"mechanism.":[59],"Hence,":[60],"technique":[62],"evaluate":[64],"all":[65,233,249],"issues":[67],"with":[68,100,144,178,256],"different":[69],"design":[70,119,262],"decisions":[71],"must":[72],"provided.":[74],"COTSon":[76],"simulator":[77],"from":[78],"HP":[79],"Labs":[80],"provides":[81],"exactly":[82],"degree":[84],"detail":[86],"that":[87,195,242],"is":[88,122,214,241,244],"required":[89],"get":[91,113],"significant":[92],"results.":[93,115],"Nevertheless,":[94],"simulating":[95],"detailed":[97],"many-core":[98],"system":[99,270],"dozens":[101],"or":[102,254],"hundreds":[103],"would":[107],"require":[108],"long":[110],"period":[111],"first":[114],"Consequently,":[116],"extensive":[118],"space":[120],"exploration":[121],"nearly":[123,248],"unfeasible.":[124],"As":[125],"alternative,":[127],"we":[128],"developed":[129],"flexible":[131],"evaluation":[132],"prototype":[133],"called":[134],"MANJAC":[135,240,269],"(MANy":[136],"JAva":[137],"Cores)":[138],"comprising":[139],"64":[140,234],"nodes,":[141],"equipped":[143],"Altera":[146],"FPGA,":[147],"128":[148],"MB":[149,152,155],"SDRAM,":[150],"2":[151],"SRAM,":[153],"8":[154],"FlashROM,":[156],"4":[158],"Ethernet":[159,170],"interfaces.":[160],"topology":[163],"can":[164,271],"configured":[166],"individually":[167],"by":[168,180],"standard":[169,250],"cables.":[171],"current":[173,261],"configuration":[174],"forms":[175],"mesh":[177],"eight":[179,181],"nodes.":[182],"Each":[183],"node":[184,213],"contains":[185],"six":[186],"multithreaded":[187],"jamuth":[188,205],"Java":[189,251,266],"running":[191],"at":[192],"40":[193],"MHz":[194],"connected":[197],"common":[200],"SDRAM.":[201],"Due":[202],"core":[206],"supports":[207],"four":[208],"hardware":[209],"thread":[210],"slots,":[211],"able":[215,245],"execute":[217,247],"up":[218],"24":[220],"threads":[221,231],"in":[222,225],"parallel":[223],"resulting":[224],"overall":[227],"load":[228],"1536":[230],"for":[232,274],"boards.":[235],"great":[237],"advantage":[238],"it":[243],"programs":[252],"without":[253],"only":[255],"minor":[257],"changes.":[258],"Although":[259],"targets":[263],"processor,":[267],"used":[273],"any":[275],"kind":[276],"architecture.":[279]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}