{"id":"https://openalex.org/W2004416208","doi":"https://doi.org/10.1109/hpcs.2010.5547068","title":"Reconfigurable computing in the heterogeneous manycore Era","display_name":"Reconfigurable computing in the heterogeneous manycore Era","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2004416208","doi":"https://doi.org/10.1109/hpcs.2010.5547068","mag":"2004416208"},"language":"en","primary_location":{"id":"doi:10.1109/hpcs.2010.5547068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs.2010.5547068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062434121","display_name":"David Andrews","orcid":"https://orcid.org/0000-0003-1464-7107"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Andrews","raw_affiliation_strings":["Computer Science and Computer Engineering Department, University of Arkansas, USA","Computer Science & Computer Engineering Department, University of Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Computer Engineering Department, University of Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Computer Science & Computer Engineering Department, University of Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5062434121"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0848993,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"606","last_page":"607"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8100572228431702},{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.6774314641952515},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6663697957992554},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6382665038108826},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5909221172332764},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5824458003044128},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5193344354629517},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4657479226589203},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.41232216358184814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3495067358016968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8100572228431702},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.6774314641952515},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6663697957992554},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6382665038108826},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5909221172332764},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5824458003044128},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5193344354629517},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4657479226589203},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.41232216358184814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3495067358016968},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcs.2010.5547068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs.2010.5547068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2002931018","https://openalex.org/W2097959379","https://openalex.org/W2123264781"],"related_works":["https://openalex.org/W1980986440","https://openalex.org/W3158884034","https://openalex.org/W2163078645","https://openalex.org/W4388314704","https://openalex.org/W2014030893","https://openalex.org/W1971361763","https://openalex.org/W2399578218","https://openalex.org/W2167983067","https://openalex.org/W2125719717","https://openalex.org/W156928674"],"abstract_inverted_index":{"Field":[0],"Programmable":[1,30],"Gate":[2],"Array":[3],"(FPGA)":[4],"densities":[5],"have":[6],"continued":[7],"to":[8,23,42,90,99],"track":[9],"Moore's":[10],"law":[11],"and":[12,20,108],"now":[13],"contain":[14],"sufficient":[15],"gates,":[16],"block":[17],"RAMs":[18],"(BRAMs),":[19],"diffused":[21],"logic":[22],"support":[24],"a":[25,82],"complete":[26],"Multiprocessor":[27],"System":[28],"on":[29],"Chip":[31],"(MPSoC).":[32],"To":[33],"exploit":[34],"this":[35,56],"new":[36],"capability,":[37],"Xilinx":[38],"is":[39,58,70],"encouraging":[40],"designers":[41],"target":[43],"the":[44,48,51,64],"processor":[45],"instead":[46],"of":[47,78,97,104],"transistor":[49],"as":[50],"smallest":[52],"design":[53],"quantum.":[54],"Interestingly,":[55],"viewpoint":[57],"converging":[59],"with":[60,94],"similar":[61],"viewpoints":[62],"in":[63],"commercial,":[65],"general-purpose":[66],"computing":[67],"community,":[68],"which":[69],"also":[71],"promoting":[72],"performance":[73],"gains":[74],"through":[75],"scalable":[76],"numbers":[77],"parallel":[79],"processors":[80,98],"within":[81],"manycore":[83],"chip.":[84],"In":[85],"both":[86,105],"domains,":[87],"architectures":[88],"continue":[89],"transition":[91],"towards":[92],"systems":[93],"heterogeneous":[95],"mixes":[96],"match":[100],"workload":[101],"requirements":[102],"composed":[103],"SIMD":[106],"(data-level),":[107],"MIMD":[109],"(thread-level)":[110],"parallelism.":[111]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}