{"id":"https://openalex.org/W7133548653","doi":"https://doi.org/10.1109/hpca68181.2026.11408623","title":"Enterprise Class On-Chip Accelerator Integration","display_name":"Enterprise Class On-Chip Accelerator Integration","publication_year":2026,"publication_date":"2026-01-31","ids":{"openalex":"https://openalex.org/W7133548653","doi":"https://doi.org/10.1109/hpca68181.2026.11408623"},"language":null,"primary_location":{"id":"doi:10.1109/hpca68181.2026.11408623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca68181.2026.11408623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066522507","display_name":"Deanna Berger","orcid":"https://orcid.org/0000-0001-5493-208X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deanna Berger","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044824009","display_name":"Alper Buyuktosunoglu","orcid":"https://orcid.org/0000-0002-5341-8916"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alper Buyuktosunoglu","raw_affiliation_strings":["IBM Research"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084608767","display_name":"C. R. Walters","orcid":"https://orcid.org/0000-0002-3973-8155"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Craig Walters","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083793783","display_name":"Robert Sonnelitter","orcid":"https://orcid.org/0000-0002-3852-6812"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Sonnelitter","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128071766","display_name":"Hailey Nicholson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hailey Nicholson","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085438243","display_name":"Ashraf Elsharif","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashraf ElSharif","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128095821","display_name":"Yamil Rivera","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yamil Rivera","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016085772","display_name":"Avery John Francois","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Avery Francois","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112840186","display_name":"C. Lichtenau","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cedric Lichtenau","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069160210","display_name":"Jason Kohl","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jason Kohl","raw_affiliation_strings":["IBM Infrastructure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Infrastructure","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23346045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.39590001106262207,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.39590001106262207,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.16349999606609344,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07010000199079514,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/unison","display_name":"Unison","score":0.8690999746322632},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.7580999732017517},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5950999855995178},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.536899983882904},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.46639999747276306},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.436599999666214},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.41440001130104065},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4011000096797943},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.3930000066757202}],"concepts":[{"id":"https://openalex.org/C2780304638","wikidata":"https://www.wikidata.org/wiki/Q176224","display_name":"Unison","level":2,"score":0.8690999746322632},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.7580999732017517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7210000157356262},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5953999757766724},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5950999855995178},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.536899983882904},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5056999921798706},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49230000376701355},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46639999747276306},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.436599999666214},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.41440001130104065},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4011000096797943},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3930000066757202},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.37700000405311584},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.3513000011444092},{"id":"https://openalex.org/C88482812","wikidata":"https://www.wikidata.org/wiki/Q6453666","display_name":"Modular programming","level":2,"score":0.34060001373291016},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.30379998683929443},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.289000004529953},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2865000069141388},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.28459998965263367},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.27649998664855957},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.26969999074935913},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26510000228881836},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.26089999079704285},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.25940001010894775},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.25209999084472656},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.25119999051094055},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.25119999051094055},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.250900000333786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca68181.2026.11408623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca68181.2026.11408623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1976343682","https://openalex.org/W1978187377","https://openalex.org/W1994805710","https://openalex.org/W2012703541","https://openalex.org/W2022822670","https://openalex.org/W2039567287","https://openalex.org/W2052055895","https://openalex.org/W2052753706","https://openalex.org/W2080146642","https://openalex.org/W2087476542","https://openalex.org/W2093036945","https://openalex.org/W2114591121","https://openalex.org/W2126372249","https://openalex.org/W2150669616","https://openalex.org/W2293787926","https://openalex.org/W2294547216","https://openalex.org/W2295769636","https://openalex.org/W2418240089","https://openalex.org/W2591634751","https://openalex.org/W2789989352","https://openalex.org/W2791679455","https://openalex.org/W2793143437","https://openalex.org/W2793295944","https://openalex.org/W2793362767","https://openalex.org/W2901345370","https://openalex.org/W2911669905","https://openalex.org/W3015590138","https://openalex.org/W3043135265","https://openalex.org/W3043522871","https://openalex.org/W3069354524","https://openalex.org/W3081879387","https://openalex.org/W3082041620","https://openalex.org/W3082359955","https://openalex.org/W3082594412","https://openalex.org/W3095877874","https://openalex.org/W3140062895","https://openalex.org/W3214824409","https://openalex.org/W4220788214","https://openalex.org/W4230093848","https://openalex.org/W4245173209","https://openalex.org/W4255387252","https://openalex.org/W4281784760","https://openalex.org/W4287887069","https://openalex.org/W4393407249","https://openalex.org/W4402475869","https://openalex.org/W4408182475","https://openalex.org/W4408183167","https://openalex.org/W4408183448","https://openalex.org/W4409248607"],"related_works":[],"abstract_inverted_index":{"The":[0,54,89],"IBM":[1,55,143],"Z<sup":[2],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[3],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[4],"platform":[5,65,119],"and":[6,22,30,50,138,166],"the":[7,64,67,109,118,134,142,170,173],"underlying":[8],"processor":[9,36,59,75,90,127,146],"chip":[10,60,91,147],"designs":[11,61],"supporting":[12],"it":[13],"are":[14],"optimized":[15],"for":[16,162],"processing":[17],"vast":[18],"amounts":[19],"of":[20,38,58,112,159,172],"data":[21],"transactions,":[23],"while":[24,120],"delivering":[25],"consistent":[26],"system":[27,176],"performance,":[28],"throughput,":[29],"response":[31],"latencies":[32],"with":[33,78],"a":[34,47,70,94,157],"sustained":[35],"utilization":[37],"over":[39],"90":[40],"%":[41],"under":[42],"all":[43,85,99],"workload":[44],"conditions":[45],"in":[46,102,153],"highly":[48],"virtualized":[49],"secured":[51],"computing":[52],"environment.":[53],"Telum\u00ae":[56],"series":[57],"that":[62,177],"support":[63],"introduced":[66],"industry":[68],"to":[69,97,104,108,122],"novel":[71],"modular":[72],"scalable":[73,174],"heterogeneous":[74],"compute":[76],"framework":[77],"an":[79],"integrated":[80],"multi-tier":[81],"unified":[82],"cache":[83,139],"hierarchy":[84],"within":[86,141],"one":[87],"chip.":[88],"design":[92],"leverages":[93],"unique":[95],"approach":[96],"ensure":[98],"elements":[100],"work":[101,152],"unison":[103,154],"continuously":[105],"deliver":[106],"performance":[107],"evolving":[110],"needs":[111],"mission":[113],"critical":[114],"workloads":[115],"running":[116],"on":[117],"responding":[121],"those":[123],"changing":[124],"demands":[125],"at":[126],"clock":[128],"speeds.":[129],"This":[130],"paper":[131],"will":[132],"detail":[133],"varying":[135],"compute,":[136],"accelerator,":[137],"units":[140],"Telum":[144],"II":[145],"design,":[148],"how":[149,167],"they":[150],"adaptively":[151],"without":[155],"generating":[156],"cacophony":[158],"agents":[160],"competing":[161],"scarce":[163],"hardware":[164],"resources,":[165],"this":[168],"forms":[169],"backbone":[171],"multi-processor":[175],"our":[178],"modern":[179],"economy":[180],"is":[181],"built":[182],"upon.":[183]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-03-05T00:00:00"}