{"id":"https://openalex.org/W4360831988","doi":"https://doi.org/10.1109/hpca56546.2023.10071007","title":"On Consistency for Bulk-Bitwise Processing-in-Memory","display_name":"On Consistency for Bulk-Bitwise Processing-in-Memory","publication_year":2023,"publication_date":"2023-02-01","ids":{"openalex":"https://openalex.org/W4360831988","doi":"https://doi.org/10.1109/hpca56546.2023.10071007"},"language":"en","primary_location":{"id":"doi:10.1109/hpca56546.2023.10071007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca56546.2023.10071007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050807174","display_name":"Ben Perach","orcid":"https://orcid.org/0000-0003-1182-3486"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Ben Perach","raw_affiliation_strings":["Technion – Israel Institute of Technology,The Andrew and Erna Viterbi Faculty of Electrical & Computer Engineering,Haifa,Israel"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology,The Andrew and Erna Viterbi Faculty of Electrical & Computer Engineering,Haifa,Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043586560","display_name":"Ronny Ronen","orcid":"https://orcid.org/0000-0002-0341-284X"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ronny Ronen","raw_affiliation_strings":["Technion – Israel Institute of Technology,The Andrew and Erna Viterbi Faculty of Electrical & Computer Engineering,Haifa,Israel"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology,The Andrew and Erna Viterbi Faculty of Electrical & Computer Engineering,Haifa,Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Technion – Israel Institute of Technology,The Andrew and Erna Viterbi Faculty of Electrical & Computer Engineering,Haifa,Israel"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology,The Andrew and Erna Viterbi Faculty of Electrical & Computer Engineering,Haifa,Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050807174"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.8509,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71472988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"705","last_page":"717"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.8423138856887817},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8059099912643433},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7816125154495239},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.5905977487564087},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.5897987484931946},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5839211344718933},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5734978914260864},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.572786271572113},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.5428758263587952},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.520426332950592},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4353742003440857},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26036009192466736},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2515936493873596},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.1804848313331604},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.13559505343437195},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.11976006627082825},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10180258750915527}],"concepts":[{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.8423138856887817},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8059099912643433},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7816125154495239},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.5905977487564087},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.5897987484931946},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5839211344718933},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5734978914260864},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.572786271572113},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.5428758263587952},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.520426332950592},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4353742003440857},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26036009192466736},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2515936493873596},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.1804848313331604},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.13559505343437195},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.11976006627082825},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10180258750915527},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca56546.2023.10071007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca56546.2023.10071007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W957890233","https://openalex.org/W1981220134","https://openalex.org/W1985229168","https://openalex.org/W2025674646","https://openalex.org/W2026578838","https://openalex.org/W2038314712","https://openalex.org/W2081729575","https://openalex.org/W2085773946","https://openalex.org/W2147657366","https://openalex.org/W2295138987","https://openalex.org/W2396622873","https://openalex.org/W2414912620","https://openalex.org/W2770634378","https://openalex.org/W2900112703","https://openalex.org/W2904295992","https://openalex.org/W2907065758","https://openalex.org/W2966470162","https://openalex.org/W3005135768","https://openalex.org/W3038129536","https://openalex.org/W3043023836","https://openalex.org/W3102223484","https://openalex.org/W3155004489","https://openalex.org/W3205265826","https://openalex.org/W3207399097","https://openalex.org/W3207965708","https://openalex.org/W4233429846","https://openalex.org/W4235631643","https://openalex.org/W4245987560","https://openalex.org/W4293159304","https://openalex.org/W4298909676","https://openalex.org/W6748445002"],"related_works":["https://openalex.org/W2044887272","https://openalex.org/W246909719","https://openalex.org/W2036306661","https://openalex.org/W118795575","https://openalex.org/W2115953580","https://openalex.org/W2104586517","https://openalex.org/W2336902627","https://openalex.org/W2160499017","https://openalex.org/W1982078374","https://openalex.org/W2999610704"],"abstract_inverted_index":{"Processing-in-memory":[0],"(PIM)":[1],"architectures":[2],"allow":[3],"software":[4,31],"to":[5,36,72,152],"explicitly":[6],"initiate":[7],"computation":[8],"in":[9,79,106,197],"the":[10,65,107,116,127,162,166,175,185,200],"memory.":[11],"This":[12],"effectively":[13],"makes":[14],"PIM":[15,42,46,60,73,90,124,160],"operations":[16,26,47,61,100],"a":[17,41,53,88,138,171],"new":[18],"class":[19],"of":[20,67,119,122,189,209],"memory":[21,25,50,108],"operations,":[22,51],"alongside":[23],"standard":[24],"(e.g.,":[27],"load,":[28],"store).":[29],"For":[30],"correctness,":[32],"it":[33],"is":[34,62,192,203,212],"crucial":[35],"have":[37,125],"ordering":[38],"rules":[39],"for":[40,115,147],"operation":[43,74],"with":[44,170],"other":[45,49],"and":[48,104,132,142,161,180,196],"i.e.,":[52],"consistency":[54,75,130,145],"model":[55,131],"that":[56,112,184],"takes":[57],"into":[58],"account":[59],"vital.":[63],"To":[64],"best":[66],"our":[68,210],"knowledge,":[69],"little":[70],"attention":[71],"has":[76],"been":[77],"given":[78],"existing":[80],"works.":[81],"In":[82,95],"this":[83],"paper,":[84],"we":[85,140],"focus":[86],"on":[87],"specific":[89],"approach,":[91],"named":[92],"bulk-bitwise":[93,96,123,148],"PIM.":[94],"PIM,":[97,149],"large":[98],"bitwise":[99],"are":[101],"performed":[102],"directly":[103],"stored":[105],"array.":[109],"We":[110],"show":[111],"previous":[113],"solutions":[114],"related":[117],"topic":[118],"maintaining":[120],"coherency":[121,158],"broken":[126],"host":[128,163],"native":[129],"prevent":[133],"any":[134],"guaranteed":[135],"correctness.":[136],"As":[137],"solution,":[139],"propose":[141],"evaluate":[143],"four":[144],"models":[146],"from":[150],"strict":[151],"relaxed.":[153],"Our":[154],"designs":[155],"also":[156],"preserve":[157],"between":[159],"processor.":[164],"Evaluating":[165],"proposed":[167],"designs\u2019":[168],"performance":[169],"gem5":[172],"simulation,":[173],"using":[174],"YCSB":[176],"short-range":[177],"scan":[178],"benchmark":[179],"TPC-H":[181],"queries,":[182],"shows":[183],"run":[186,201],"time":[187,202],"overhead":[188,208],"guaranteeing":[190],"correctness":[191],"at":[193],"most":[194],"6%,":[195],"many":[198],"cases":[199],"even":[204],"improved.":[205],"The":[206],"hardware":[207],"design":[211],"less":[213],"than":[214],"0.22%.":[215]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}