{"id":"https://openalex.org/W2325153866","doi":"https://doi.org/10.1109/hpca.2016.7446105","title":"Cost effective physical register sharing","display_name":"Cost effective physical register sharing","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2325153866","doi":"https://doi.org/10.1109/hpca.2016.7446105","mag":"2325153866"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2016.7446105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2016.7446105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001584535","display_name":"Arthur P\u00e9rais","orcid":"https://orcid.org/0000-0002-5757-2507"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Arthur Perais","raw_affiliation_strings":["IRISA/INRISA","ALF - Amdahl's Law is Forever (France)"],"affiliations":[{"raw_affiliation_string":"IRISA/INRISA","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"ALF - Amdahl's Law is Forever (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075222745","display_name":"Andr\u00e9 Seznec","orcid":"https://orcid.org/0000-0002-3058-6503"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Andre Seznec","raw_affiliation_strings":["IRISA/INRISA","ALF - Amdahl's Law is Forever (France)"],"affiliations":[{"raw_affiliation_string":"IRISA/INRISA","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"ALF - Amdahl's Law is Forever (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001584535"],"corresponding_institution_ids":["https://openalex.org/I2802519937"],"apc_list":null,"apc_paid":null,"fwci":1.44623318,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.82788728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"694","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8383387327194214},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7425236701965332},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.7347058653831482},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6722959280014038},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6652240753173828},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.6124927997589111},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6003952026367188},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5487202405929565},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5179302096366882},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4927866756916046},{"id":"https://openalex.org/keywords/flags-register","display_name":"FLAGS register","score":0.45077845454216003},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4393784999847412},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.4223852753639221},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33615440130233765},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3093496263027191},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2788352072238922},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.22353574633598328},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.17772668600082397},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1761544942855835},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.16702696681022644},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.16135597229003906},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.09801089763641357}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8383387327194214},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7425236701965332},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.7347058653831482},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6722959280014038},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6652240753173828},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.6124927997589111},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6003952026367188},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5487202405929565},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5179302096366882},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4927866756916046},{"id":"https://openalex.org/C69721887","wikidata":"https://www.wikidata.org/wiki/Q2600316","display_name":"FLAGS register","level":2,"score":0.45077845454216003},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4393784999847412},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.4223852753639221},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33615440130233765},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3093496263027191},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2788352072238922},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.22353574633598328},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.17772668600082397},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1761544942855835},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.16702696681022644},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.16135597229003906},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.09801089763641357},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2016.7446105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2016.7446105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01259137v2","is_oa":false,"landing_page_url":"https://inria.hal.science/hal-01259137","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hpca22.site.ac.upc.edu/","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W198451133","https://openalex.org/W955827087","https://openalex.org/W1527267138","https://openalex.org/W1579293304","https://openalex.org/W1868432933","https://openalex.org/W2002747242","https://openalex.org/W2053496002","https://openalex.org/W2054353678","https://openalex.org/W2064909421","https://openalex.org/W2095667776","https://openalex.org/W2097087176","https://openalex.org/W2098091324","https://openalex.org/W2102388010","https://openalex.org/W2112551075","https://openalex.org/W2112833506","https://openalex.org/W2115471372","https://openalex.org/W2118859527","https://openalex.org/W2121050483","https://openalex.org/W2130681828","https://openalex.org/W2130870362","https://openalex.org/W2145483435","https://openalex.org/W2147657366","https://openalex.org/W2157676568","https://openalex.org/W2166908913","https://openalex.org/W2213297816","https://openalex.org/W2215868337","https://openalex.org/W2240384189","https://openalex.org/W2292981223","https://openalex.org/W2544627682","https://openalex.org/W4232489740","https://openalex.org/W4233285768","https://openalex.org/W4236345830","https://openalex.org/W4244169180","https://openalex.org/W4244227015","https://openalex.org/W4244249300","https://openalex.org/W4246870635","https://openalex.org/W4251451722","https://openalex.org/W4253750843","https://openalex.org/W4255837964","https://openalex.org/W6608060382","https://openalex.org/W6631490775","https://openalex.org/W6676833381"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W2159389028","https://openalex.org/W3022691489"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-02-07T08:09:18.108334","created_date":"2025-10-10T00:00:00"}