{"id":"https://openalex.org/W2005487033","doi":"https://doi.org/10.1109/hpca.2015.7056066","title":"SNNAP: Approximate computing on programmable SoCs via neural acceleration","display_name":"SNNAP: Approximate computing on programmable SoCs via neural acceleration","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W2005487033","doi":"https://doi.org/10.1109/hpca.2015.7056066","mag":"2005487033"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2015.7056066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2015.7056066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103206590","display_name":"Thierry Moreau","orcid":"https://orcid.org/0000-0002-5257-4044"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thierry Moreau","raw_affiliation_strings":["University of Washington"],"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004536122","display_name":"Mark Wyse","orcid":"https://orcid.org/0000-0002-3135-4536"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Wyse","raw_affiliation_strings":["University of Washington"],"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075224001","display_name":"Jacob Nelson","orcid":"https://orcid.org/0000-0003-0791-5281"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob Nelson","raw_affiliation_strings":["University of Washington"],"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004782337","display_name":"Adrian Sampson","orcid":"https://orcid.org/0000-0003-0837-8924"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adrian Sampson","raw_affiliation_strings":["University of Washington"],"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084514143","display_name":"Hadi Esmaeilzadeh","orcid":"https://orcid.org/0000-0002-8548-1039"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hadi Esmaeilzadeh","raw_affiliation_strings":["Georgia Institute of Technology","[Georgia Institute of Technology.]"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology.]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081914923","display_name":"Lu\u00eds Ceze","orcid":"https://orcid.org/0000-0002-1377-6217"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luis Ceze","raw_affiliation_strings":["University of Washington"],"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063231555","display_name":"Mark Oskin","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Oskin","raw_affiliation_strings":["University of Washington"],"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5103206590"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":25.3969,"has_fulltext":false,"cited_by_count":133,"citation_normalized_percentile":{"value":0.99792728,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"603","last_page":"614"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8861126899719238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7426794767379761},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5878278017044067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5673633813858032},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5633223652839661},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5546754002571106},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5166728496551514},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.505256712436676},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.47383007407188416},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4577140212059021},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41728514432907104},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41404667496681213},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36590951681137085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3172706961631775},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2870906591415405},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18530809879302979},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10816797614097595}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8861126899719238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7426794767379761},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5878278017044067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5673633813858032},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5633223652839661},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5546754002571106},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5166728496551514},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.505256712436676},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.47383007407188416},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4577140212059021},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41728514432907104},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41404667496681213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36590951681137085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3172706961631775},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2870906591415405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18530809879302979},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10816797614097595},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/hpca.2015.7056066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2015.7056066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.702.4813","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.702.4813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://adriansampson.net/media/papers/snnap-hpca2015.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.707.9434","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.707.9434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://homes.cs.washington.edu/%7Eluisceze/publications/snnap-hpca-2015.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320308943","display_name":"Microsoft Research","ror":"https://ror.org/00d0nc645"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":74,"referenced_works":["https://openalex.org/W1524093576","https://openalex.org/W1791348790","https://openalex.org/W1891025735","https://openalex.org/W1975489482","https://openalex.org/W1979717209","https://openalex.org/W1999497791","https://openalex.org/W2000873501","https://openalex.org/W2006312753","https://openalex.org/W2010966003","https://openalex.org/W2013959289","https://openalex.org/W2017730932","https://openalex.org/W2033982707","https://openalex.org/W2035159291","https://openalex.org/W2056137328","https://openalex.org/W2057434193","https://openalex.org/W2064864323","https://openalex.org/W2065439108","https://openalex.org/W2066443755","https://openalex.org/W2067323599","https://openalex.org/W2072700980","https://openalex.org/W2074812550","https://openalex.org/W2081942292","https://openalex.org/W2095730858","https://openalex.org/W2097243222","https://openalex.org/W2098335003","https://openalex.org/W2105544671","https://openalex.org/W2105572413","https://openalex.org/W2107994122","https://openalex.org/W2109446118","https://openalex.org/W2109492604","https://openalex.org/W2111444234","https://openalex.org/W2111932160","https://openalex.org/W2112678088","https://openalex.org/W2114703523","https://openalex.org/W2116267755","https://openalex.org/W2119299853","https://openalex.org/W2129183345","https://openalex.org/W2130408605","https://openalex.org/W2133156997","https://openalex.org/W2136262589","https://openalex.org/W2138565468","https://openalex.org/W2142883190","https://openalex.org/W2143283746","https://openalex.org/W2146065717","https://openalex.org/W2148605318","https://openalex.org/W2148911285","https://openalex.org/W2149870396","https://openalex.org/W2152839228","https://openalex.org/W2153331583","https://openalex.org/W2162390675","https://openalex.org/W2166250385","https://openalex.org/W2167008350","https://openalex.org/W2168197497","https://openalex.org/W2168429197","https://openalex.org/W2169875292","https://openalex.org/W2170881177","https://openalex.org/W2171894735","https://openalex.org/W2187230075","https://openalex.org/W2544732887","https://openalex.org/W3005426916","https://openalex.org/W3005636013","https://openalex.org/W3120740533","https://openalex.org/W3151762208","https://openalex.org/W4205579859","https://openalex.org/W4236433846","https://openalex.org/W4236934668","https://openalex.org/W4240237526","https://openalex.org/W4249366018","https://openalex.org/W4253998042","https://openalex.org/W4256629673","https://openalex.org/W6651700774","https://openalex.org/W6671179646","https://openalex.org/W6675692759","https://openalex.org/W6675996895"],"related_works":["https://openalex.org/W2121863986","https://openalex.org/W2147419146","https://openalex.org/W1589728323","https://openalex.org/W2135636985","https://openalex.org/W1502060307","https://openalex.org/W2197466303","https://openalex.org/W1607849496","https://openalex.org/W2972060505","https://openalex.org/W2462231960","https://openalex.org/W2000188956"],"abstract_inverted_index":{"Many":[0],"applications":[1,106,186],"that":[2,17,74,156,202],"can":[3,125],"take":[4],"advantage":[5],"of":[6,30,34,55,83,87,96,162,215],"accelerators":[7],"are":[8],"amenable":[9],"to":[10,24,68,116],"approximate":[11,26,63],"execution.":[12],"Past":[13],"work":[14,69],"has":[15,204],"shown":[16],"neural":[18,43,60,77,97],"acceleration":[19,44,98],"is":[20,66,114],"a":[21,57,71,151,159],"viable":[22],"way":[23],"accelerate":[25,117],"code.":[27],"In":[28],"light":[29],"the":[31,51,76,84,88,122],"growing":[32],"availability":[33],"on-chip":[35],"field-programmable":[36],"gate":[37],"arrays":[38],"(FPGAs),":[39],"this":[40],"paper":[41],"explores":[42],"on":[45,150,212],"off-the-shelf":[46],"programmable":[47,85],"SoCs.":[48],"We":[49,189],"describe":[50],"design":[52,132],"and":[53,80,103,137,169,200],"implementation":[54],"SNNAP,":[56,120],"flexible":[58],"FPGA-based":[59],"accelerator":[61],"for":[62,133],"programs.":[64],"SNNAP":[65,157,192,203],"designed":[67],"with":[70,119,178,193,208],"compiler":[72],"workflow":[73],"configures":[75],"network's":[78],"topology":[79],"weights":[81],"instead":[82],"logic":[86],"FPGA":[89,109,135,154],"itself.":[90],"This":[91],"approach":[92],"enables":[93],"effective":[94],"use":[95],"in":[99],"commercially":[100],"available":[101],"devices":[102],"accelerates":[104],"different":[105],"without":[107],"costly":[108],"reconfigurations.":[110],"No":[111],"hardware":[112,131],"expertise":[113],"required":[115,124],"software":[118],"so":[121],"effort":[123],"be":[126],"substantially":[127],"lower":[128,140],"than":[129,141,180],"custom":[130],"an":[134],"fabric":[136],"possibly":[138],"even":[139],"current":[142],"\u201cC-to-gates\u201d":[143],"high-level":[144],"synthesis":[145],"(HLS)":[146],"tools.":[147],"Our":[148],"measurements":[149],"Xilinx":[152],"Zynq":[153],"show":[155,201],"yields":[158],"geometric":[160],"mean":[161],"3.8\u00d7":[163],"speedup":[164],"(as":[165,173],"high":[166,174],"as":[167,175],"38.1\u00d7)":[168],"2.8\u00d7":[170],"energy":[171],"savings":[172],"28":[176],"x)":[177],"less":[179],"10%":[181],"quality":[182],"loss":[183],"across":[184],"all":[185],"but":[187],"one.":[188],"also":[190],"compare":[191],"designs":[194],"generated":[195],"by":[196],"commercial":[197],"HLS":[198],"tools":[199],"similar":[205],"performance":[206],"overall,":[207],"better":[209],"resource-normalized":[210],"throughput":[211],"4":[213],"out":[214],"7":[216],"benchmarks.":[217]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":26},{"year":2017,"cited_by_count":19},{"year":2016,"cited_by_count":24},{"year":2015,"cited_by_count":8}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}