{"id":"https://openalex.org/W1992487929","doi":"https://doi.org/10.1109/hpca.2015.7056057","title":"Adaptive-latency DRAM: Optimizing DRAM timing for the common-case","display_name":"Adaptive-latency DRAM: Optimizing DRAM timing for the common-case","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1992487929","doi":"https://doi.org/10.1109/hpca.2015.7056057","mag":"1992487929"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2015.7056057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2015.7056057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Adaptive-Latency_DRAM_Optimizing_DRAM_Timing_for_the_Common-Case/6468290","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101991475","display_name":"Donghyuk Lee","orcid":"https://orcid.org/0009-0001-9572-5391"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donghyuk Lee","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034475608","display_name":"Yoongu Kim","orcid":"https://orcid.org/0000-0002-7062-3356"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yoongu Kim","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007585346","display_name":"Gennady Pekhimenko","orcid":"https://orcid.org/0000-0002-3839-0919"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gennady Pekhimenko","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070152284","display_name":"Samira Khan","orcid":"https://orcid.org/0000-0002-0300-3034"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira Khan","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029415636","display_name":"Vivek Seshadri","orcid":"https://orcid.org/0009-0000-4388-4246"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Seshadri","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102488560","display_name":"Kevin K. Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Chang","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":244,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"489","last_page":"501"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9729042053222656},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.8025406002998352},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.727135181427002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6636255383491516},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6056696772575378},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5082530379295349},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.4880915880203247},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4371553361415863},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42430901527404785},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41064226627349854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2822522222995758},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.14076802134513855},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08744892477989197},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08194777369499207}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9729042053222656},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.8025406002998352},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.727135181427002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6636255383491516},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6056696772575378},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5082530379295349},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.4880915880203247},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4371553361415863},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42430901527404785},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41064226627349854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2822522222995758},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.14076802134513855},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08744892477989197},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08194777369499207},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/hpca.2015.7056057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2015.7056057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.cmu.edu:ece-1355","is_oa":false,"landing_page_url":"http://repository.cmu.edu/ece/340","pdf_url":null,"source":{"id":"https://openalex.org/S4306400668","display_name":"Research Showcase @ Carnegie Mellon University (Carnegie Mellon University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74973139","host_organization_name":"Carnegie Mellon University","host_organization_lineage":["https://openalex.org/I74973139"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Department of Electrical and Computer Engineering","raw_type":"text"},{"id":"pmh:doi:10.1184/r1/6468290","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal contribution"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.697.865","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.697.865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.ece.cmu.edu/%7Eyoonguk/papers/lee-hpca15.pdf","raw_type":"text"},{"id":"pmh:oai:figshare.com:article/6468290","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Adaptive-Latency_DRAM_Optimizing_DRAM_Timing_for_the_Common-Case/6468290","pdf_url":null,"source":{"id":"https://openalex.org/S4306402621","display_name":"INDIGO (University of Illinois at Chicago)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39422238","host_organization_name":"University of Illinois Chicago","host_organization_lineage":["https://openalex.org/I39422238"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"doi:10.1184/r1/6468290.v1","is_oa":true,"landing_page_url":"https://doi.org/10.1184/r1/6468290.v1","pdf_url":null,"source":{"id":"https://openalex.org/S7407050927","display_name":"KiltHub Repository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"JournalArticle"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/6468290","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Adaptive-Latency_DRAM_Optimizing_DRAM_Timing_for_the_Common-Case/6468290","pdf_url":null,"source":{"id":"https://openalex.org/S4306402621","display_name":"INDIGO (University of Illinois at Chicago)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39422238","host_organization_name":"University of Illinois Chicago","host_organization_lineage":["https://openalex.org/I39422238"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":66,"referenced_works":["https://openalex.org/W1504046403","https://openalex.org/W1536696925","https://openalex.org/W1547492567","https://openalex.org/W1566916904","https://openalex.org/W1693570377","https://openalex.org/W1963998358","https://openalex.org/W1964316448","https://openalex.org/W1970426108","https://openalex.org/W1983178358","https://openalex.org/W1986071441","https://openalex.org/W1992487929","https://openalex.org/W1996231863","https://openalex.org/W2014641514","https://openalex.org/W2014872264","https://openalex.org/W2032512814","https://openalex.org/W2038212693","https://openalex.org/W2043634607","https://openalex.org/W2056222607","https://openalex.org/W2071469142","https://openalex.org/W2099546505","https://openalex.org/W2100787464","https://openalex.org/W2101221989","https://openalex.org/W2102480477","https://openalex.org/W2103999643","https://openalex.org/W2105963142","https://openalex.org/W2110432093","https://openalex.org/W2114260887","https://openalex.org/W2117560661","https://openalex.org/W2118703320","https://openalex.org/W2119092821","https://openalex.org/W2119435553","https://openalex.org/W2129991978","https://openalex.org/W2135965542","https://openalex.org/W2142875853","https://openalex.org/W2143027322","https://openalex.org/W2145302425","https://openalex.org/W2150283124","https://openalex.org/W2157116240","https://openalex.org/W2158319074","https://openalex.org/W2158620667","https://openalex.org/W2159908132","https://openalex.org/W2162204853","https://openalex.org/W2162752393","https://openalex.org/W2163518473","https://openalex.org/W2164586147","https://openalex.org/W2164886383","https://openalex.org/W2166620913","https://openalex.org/W2167545849","https://openalex.org/W2170257519","https://openalex.org/W2186738158","https://openalex.org/W2537002257","https://openalex.org/W2540952785","https://openalex.org/W2546379052","https://openalex.org/W3100461726","https://openalex.org/W3146736181","https://openalex.org/W3147501999","https://openalex.org/W3147974890","https://openalex.org/W3195973444","https://openalex.org/W4253150581","https://openalex.org/W6630265792","https://openalex.org/W6632803616","https://openalex.org/W6641191176","https://openalex.org/W6683227110","https://openalex.org/W6793257234","https://openalex.org/W6793692152","https://openalex.org/W6903425900"],"related_works":["https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W2154976966","https://openalex.org/W3118754324","https://openalex.org/W2524946875","https://openalex.org/W2342451362","https://openalex.org/W2418958843"],"abstract_inverted_index":{"In":[0,92],"current":[1,220],"systems,":[2],"memory":[3],"accesses":[4],"to":[5,26,51,79,121,136,149,178,229,246],"a":[6,11,38,43,112,188,206,240],"DRAM":[7,20,35,88,99,146,165,204,215,231,288],"chip":[8,232],"must":[9],"obey":[10],"set":[12],"of":[13,110,127,181,190,260,266],"minimum":[14],"latency":[15,126],"restrictions":[16],"specified":[17],"in":[18,132],"the":[19,32,83,124,128,138,145,160,182,211,219,230,248,258,287],"standard.":[21],"Such":[22],"timing":[23,33,147,185,212,249,289],"parameters":[24,148,186,213,250,290],"exist":[25],"guarantee":[27],"reliable":[28],"operation.":[29],"When":[30],"deciding":[31],"parameters,":[34],"manufacturers":[36],"incorporate":[37],"very":[39],"large":[40],"margin":[41,140,162],"as":[42,66],"provision":[44],"against":[45],"two":[46],"worst-case":[47],"scenarios.":[48],"First,":[49],"due":[50],"process":[52],"variation,":[53],"some":[54],"outlier":[55],"chips":[56,69,77,100],"are":[57,108,118],"much":[58,113],"slower":[59,71],"than":[60],"others":[61],"and":[62,75,274],"cannot":[63],"be":[64],"operated":[65],"fast.":[67],"Second,":[68],"become":[70],"at":[72,82,102,123,192,251],"higher":[73],"temperatures,":[74],"all":[76],"need":[78],"operate":[80,122],"reliably":[81,292],"highest":[84],"supported":[85],"(i.e.,":[86],"worst-case)":[87],"temperature":[89],"(85\u00b0":[90],"C).":[91],"this":[93,133,199],"paper,":[94],"we":[95,157,201],"show":[96,254,275],"that":[97,141,174,208,243,255,284],"typical":[98,103],"operating":[101,221],"temperatures":[104],"(e.g.,":[105],"55\u00b0":[106],"C)":[107],"capable":[109],"providing":[111],"smaller":[114],"access":[115],"latency,":[116],"but":[117],"nevertheless":[119],"forced":[120],"largest":[125],"worst-case.":[129],"Our":[130,171],"goal":[131],"paper":[134],"is":[135,142,176],"exploit":[137],"extra":[139,161],"built":[143],"into":[144],"improve":[150,293],"performance.":[151,295],"Using":[152],"an":[153,264],"FPGA-based":[154],"testing":[155],"platform,":[156],"first":[158],"characterize":[159],"for":[163,214],"115":[164],"modules":[166,216],"from":[167],"three":[168],"major":[169],"manufacturers.":[170],"results":[172],"demonstrate":[173],"it":[175],"possible":[177],"reduce":[179],"four":[180],"most":[183],"critical":[184],"by":[187,263],"minimum/maximum":[189],"17.3%/54.8%":[191],"55\u00b0C":[193],"without":[194,268],"sacrificing":[195],"correctness.":[196],"Based":[197],"on":[198,218,239],"characterization,":[200],"propose":[202],"Adaptive-Latency":[203],"(AL-DRAM),":[205],"mechanism":[207],"adoptively":[209],"reduces":[210],"based":[217],"condition.":[222],"AL-DRAM":[223,238,256,277],"does":[224,278],"not":[225,279],"require":[226],"any":[227,270],"changes":[228],"or":[233],"its":[234],"interface.":[235],"We":[236,253,272,282],"evaluate":[237],"real":[241],"system":[242,294],"allows":[244],"us":[245],"reconfigure":[247],"runtime.":[252],"improves":[257],"performance":[259],"memory-intensive":[261],"workloads":[262],"average":[265],"14%":[267],"introducing":[269],"errors.":[271],"discuss":[273],"why":[276],"compromise":[280],"reliability.":[281],"conclude":[283],"dynamically":[285],"optimizing":[286],"can":[291]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":18},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":25},{"year":2020,"cited_by_count":18},{"year":2019,"cited_by_count":32},{"year":2018,"cited_by_count":45},{"year":2017,"cited_by_count":30},{"year":2016,"cited_by_count":29},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}