{"id":"https://openalex.org/W2073899127","doi":"https://doi.org/10.1109/hpca.2014.6835945","title":"Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning","display_name":"Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2073899127","doi":"https://doi.org/10.1109/hpca.2014.6835945","mag":"2073899127"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2014.6835945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2014.6835945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065925903","display_name":"Mingli Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Mingli Xie","raw_affiliation_strings":["Microprocessor Research and Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101758077","display_name":"Dong Tong","orcid":"https://orcid.org/0000-0003-0987-6351"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Tong","raw_affiliation_strings":["Microprocessor Research and Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045005999","display_name":"Kan Huang","orcid":"https://orcid.org/0000-0003-0814-3121"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kan Huang","raw_affiliation_strings":["Microprocessor Research and Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100691552","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-5544-8852"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Microprocessor Research and Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5065925903"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":10.1066,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.98423501,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"344","last_page":"355"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8059295415878296},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6670966148376465},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5779529809951782},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5632824897766113},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5016510486602783},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4610674977302551},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.45770999789237976},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.44875040650367737},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40452444553375244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3371114730834961},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.323728084564209},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26936912536621094},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.18121463060379028}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8059295415878296},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6670966148376465},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5779529809951782},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5632824897766113},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5016510486602783},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4610674977302551},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.45770999789237976},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.44875040650367737},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40452444553375244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3371114730834961},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.323728084564209},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26936912536621094},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.18121463060379028},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2014.6835945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2014.6835945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1579491185","https://openalex.org/W1753788805","https://openalex.org/W1964316448","https://openalex.org/W1979866689","https://openalex.org/W1993488239","https://openalex.org/W2001482485","https://openalex.org/W2008941207","https://openalex.org/W2025304002","https://openalex.org/W2096540124","https://openalex.org/W2098040113","https://openalex.org/W2101940411","https://openalex.org/W2102871765","https://openalex.org/W2106342588","https://openalex.org/W2115172404","https://openalex.org/W2118296780","https://openalex.org/W2124237318","https://openalex.org/W2126570805","https://openalex.org/W2128962653","https://openalex.org/W2129513794","https://openalex.org/W2132269953","https://openalex.org/W2142875853","https://openalex.org/W2145451976","https://openalex.org/W2147657366","https://openalex.org/W2149897852","https://openalex.org/W2159448567","https://openalex.org/W2159908132","https://openalex.org/W2162639668","https://openalex.org/W2162838417","https://openalex.org/W2166263440","https://openalex.org/W3145545382","https://openalex.org/W4236382111","https://openalex.org/W4240407149","https://openalex.org/W4245076358","https://openalex.org/W6631059261","https://openalex.org/W6637907863","https://openalex.org/W6641191176","https://openalex.org/W6677264922","https://openalex.org/W6682277815","https://openalex.org/W6792323683"],"related_works":["https://openalex.org/W2934889147","https://openalex.org/W3048967625","https://openalex.org/W4248614727","https://openalex.org/W1979384060","https://openalex.org/W2296275612","https://openalex.org/W254684032","https://openalex.org/W4379620206","https://openalex.org/W2036525499","https://openalex.org/W4281924108","https://openalex.org/W120214571"],"abstract_inverted_index":{"Applications":[0],"running":[1],"concurrently":[2],"in":[3,87,200,300],"CMP":[4],"systems":[5],"interfere":[6,63],"with":[7,64,280],"each":[8,65],"other":[9,66],"at":[10,171],"DRAM":[11],"memory,":[12],"leading":[13],"to":[14,26,61,67,119,143,166,184,238,266],"poor":[15],"system":[16,28,96,241,251,257,270,286,291,303],"performance":[17,252],"and":[18,30,76,94,105,122,173,195,224,255,274,288,305],"fairness.":[19,31,292,306],"Memory":[20,50,227],"access":[21],"scheduling":[22,197,228],"reorders":[23],"memory":[24,43,46,73,79,101,140,169,196,236],"requests":[25],"improve":[27,240],"throughput":[29,271,287,304],"However,":[32,70,108],"it":[33,71],"cannot":[34],"resolve":[35],"the":[36,54,88,114,152,182,201,234,247],"interference":[37],"issue":[38],"effectively.":[39],"To":[40],"reduce":[41],"interference,":[42],"partitioning":[44,52,99,112,194],"divides":[45,100],"resource":[47,74],"among":[48,103],"threads.":[49],"channel":[51],"maps":[53],"data":[55],"of":[56,81,91,116,233],"threads":[57,93],"that":[58,192,246,295],"are":[59,198,210,298],"likely":[60],"severely":[62],"different":[68],"channels.":[69],"allocates":[72],"unfairly":[75],"physically":[77],"exacerbates":[78],"contention":[80],"intensive":[82],"threads,":[83],"thus":[84],"ultimately":[85],"resulting":[86],"increased":[89],"slowdown":[90],"these":[92],"high":[95],"unfairness.":[97],"Bank":[98,135,222],"banks":[102,117,141],"cores":[104],"eliminates":[106],"interference.":[107],"previous":[109],"equal":[110,159,262],"bank":[111,124,147,154,160,178,187,193,263],"restricts":[113],"number":[115],"available":[118],"individual":[120],"thread":[121],"reduces":[123],"level":[125,155],"parallelism.":[126],"In":[127],"this":[128],"paper,":[129],"we":[130,190,214],"first":[131],"propose":[132],"a":[133,216],"Dynamic":[134,221],"Partitioning":[136,223],"(DBP),":[137],"which":[138,219],"partitions":[139],"according":[142],"threads'":[144,168],"requirements":[145],"for":[146,151,177],"amounts.":[148],"DBP":[149,249],"compensates":[150],"reduced":[153],"parallelism":[156],"caused":[157],"by":[158,253,259,272,276],"partitioning.":[161,188,264],"The":[162],"key":[163],"principle":[164],"is":[165,231],"profile":[167],"characteristics":[170],"run-time":[172],"estimate":[174],"their":[175],"demands":[176],"amount,":[179],"then":[180],"use":[181],"estimation":[183],"direct":[185],"our":[186,296],"Second,":[189],"observe":[191],"orthogonal":[199],"sense;":[202],"both":[203,302],"methods":[204,297],"can":[205],"be":[206],"illuminated":[207],"when":[208],"they":[209],"applied":[211],"together.":[212],"Therefore,":[213],"present":[215],"comprehensive":[217],"approach":[218],"integrates":[220],"Thread":[225],"Cluster":[226],"(DBP-TCM,":[229],"TCM":[230],"one":[232],"best":[235],"scheduling)":[237],"further":[239],"performance.":[242],"Experimental":[243],"results":[244],"show":[245],"proposed":[248],"improves":[250,256,269],"4.3%":[254],"fairness":[258,275],"16%":[260],"over":[261],"Compared":[265],"TCM,":[267],"DBP-TCM":[268,282],"6.2%":[273],"16.7%.":[277],"When":[278],"compared":[279],"MCP,":[281],"provides":[283],"5.3%":[284],"better":[285,290],"37%":[289],"We":[293],"conclude":[294],"effective":[299],"improving":[301]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":4}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}